文件名称:compare_8
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog HDL机器语言中八位比较器的实现，两个八位输入，一个一位的输出。-Eight machine language Verilog HDL source code comparison, two eight-bit input and output a bit.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
compare_8
.........\design
.........\......\compare_8.v
.........\......\compare_8.v.bak
.........\sim
.........\...\tb_compare_8.cr.mti
.........\...\tb_compare_8.mpf
.........\...\tb_compare_8.v
.........\...\tb_compare_8.v.bak
.........\...\vsim.wlf
.........\...\work
.........\...\....\_info
.........\...\....\_temp
.........\...\....\_vmake
.........\...\....\compare_8
.........\...\....\.........\_primary.dat
.........\...\....\.........\_primary.dbs
.........\...\....\.........\_primary.vhd
.........\...\....\.........\verilog.asm64
.........\...\....\.........\verilog.rw64
.........\...\....\tb_compare_8
.........\...\....\............\_primary.dat
.........\...\....\............\_primary.dbs
.........\...\....\............\_primary.vhd
.........\...\....\............\verilog.asm64
.........\...\....\............\verilog.rw64