文件名称:i2c_master
介绍说明--下载内容均来自于网络,请自行研究使用
This details an I2C master component for single master buses, written in VHDL for use in CPLDs and FPGAs. The component reads and writes to user logic over a parallel interface. It was designed using Quartus II, version 11.1. -This details an I2C master component for single master buses, written in VHDL for use in CPLDs and FPGAs. The component reads and writes to user logic over a parallel interface. It was designed using Quartus II, version 11.1.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
i2c_master.vhd