文件名称:dpll3
- 所属分类:
- 微处理器(ARM/PowerPC等)
- 资源属性:
- [VHDL] [源码]
- 上传时间:
- 2015-08-06
- 文件大小:
- 198kb
- 下载次数:
- 0次
- 提 供 者:
- 伊*
- 相关连接:
- 无
- 下载说明:
- 别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容均来自于网络,请自行研究使用
数字锁相环 VERILOG语言编写的基于FPGA平台的PLL程序-VERILOG language based on the FPGA platform PLL program
(系统自动生成,下载前可以参看下载内容)
下载文件列表
dpll3
.....\db
.....\..\dpd.asm.qmsg
.....\..\dpd.asm_labs.ddb
.....\..\dpd.cbx.xml
.....\..\dpd.cmp.cdb
.....\..\dpd.cmp.hdb
.....\..\dpd.cmp.kpt
.....\..\dpd.cmp.logdb
.....\..\dpd.cmp.rdb
.....\..\dpd.cmp.tdb
.....\..\dpd.cmp0.ddb
.....\..\dpd.cmp2.ddb
.....\..\dpd.dbp
.....\..\dpd.db_info
.....\..\dpd.eco.cdb
.....\..\dpd.eds_overflow
.....\..\dpd.fit.qmsg
.....\..\dpd.hier_info
.....\..\dpd.hif
.....\..\dpd.map.cdb
.....\..\dpd.map.hdb
.....\..\dpd.map.logdb
.....\..\dpd.map.qmsg
.....\..\dpd.pre_map.cdb
.....\..\dpd.pre_map.hdb
.....\..\dpd.psp
.....\..\dpd.rtlv.hdb
.....\..\dpd.rtlv_sg.cdb
.....\..\dpd.rtlv_sg_swap.cdb
.....\..\dpd.sgdiff.cdb
.....\..\dpd.sgdiff.hdb
.....\..\dpd.signalprobe.cdb
.....\..\dpd.sim.hdb
.....\..\dpd.sim.qmsg
.....\..\dpd.sim.rdb
.....\..\dpd.sim.vwf
.....\..\dpd.sld_design_entry.sci
.....\..\dpd.sld_design_entry_dsc.sci
.....\..\dpd.syn_hier_info
.....\..\dpd.tan.qmsg
.....\..\wed.zsf
.....\dlf.v
.....\doc.v
.....\dpd.asm.rpt
.....\dpd.done
.....\dpd.fit.rpt
.....\dpd.fit.smsg
.....\dpd.fit.summary
.....\dpd.flow.rpt
.....\dpd.map.rpt
.....\dpd.map.smsg
.....\dpd.map.summary
.....\dpd.pin
.....\dpd.pof
.....\dpd.qpf
.....\dpd.qsf
.....\dpd.sim.rpt
.....\dpd.sof
.....\dpd.tan.rpt
.....\dpd.tan.summary
.....\dpd.v
.....\dpd.vwf
.....\dpll.v
.....\top.v