文件名称:quartus

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2015-07-21
  • 文件大小:
  • 6.35mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 刘**
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

流水灯状态机的一段式描述和二段式描述还有三段式描述的Verilog源码-Light water section of the state machine and the two-stage type descr iption descr iption descr iption of Verilog source code as well as three-
(系统自动生成,下载前可以参看下载内容)

下载文件列表





water_led_state

...............\db

...............\..\logic_util_heursitic.dat

...............\..\prev_cmp_top.qmsg

...............\..\top.cbx.xml

...............\..\top.cmp.rdb

...............\..\top.cmp_merge.kpt

...............\..\top.db_info

...............\..\top.hier_info

...............\..\top.hif

...............\..\top.ipinfo

...............\..\top.lpc.html

...............\..\top.lpc.rdb

...............\..\top.lpc.txt

...............\..\top.map.ammdb

...............\..\top.map.bpm

...............\..\top.map.cdb

...............\..\top.map.hdb

...............\..\top.map.kpt

...............\..\top.map.logdb

...............\..\top.map.qmsg

...............\..\top.map.rdb

...............\..\top.map_bb.cdb

...............\..\top.map_bb.hdb

...............\..\top.map_bb.logdb

...............\..\top.pre_map.hdb

...............\..\top.pti_db_list.ddb

...............\..\top.root_partition.map.reg_db.cdb

...............\..\top.rtlv.hdb

...............\..\top.rtlv_sg.cdb

...............\..\top.rtlv_sg_swap.cdb

...............\..\top.sgdiff.cdb

...............\..\top.sgdiff.hdb

...............\..\top.sld_design_entry.sci

...............\..\top.sld_design_entry_dsc.sci

...............\..\top.smart_action.txt

...............\..\top.smp_dump.txt

...............\..\top.syn_hier_info

...............\..\top.tis_db_list.ddb

...............\..\top.tmw_info

...............\incremental_db

...............\..............\README

...............\..............\compiled_partitions

...............\..............\...................\top.db_info

...............\..............\...................\top.root_partition.map.cdb

...............\..............\...................\top.root_partition.map.dpi

...............\..............\...................\top.root_partition.map.hbdb.cdb

...............\..............\...................\top.root_partition.map.hbdb.hb_info

...............\..............\...................\top.root_partition.map.hbdb.hdb

...............\..............\...................\top.root_partition.map.hbdb.sig

...............\..............\...................\top.root_partition.map.hdb

...............\..............\...................\top.root_partition.map.kpt

...............\output_files

...............\............\top.done

...............\............\top.flow.rpt

...............\............\top.map.rpt

...............\............\top.map.summary

...............\simulation

...............\..........\modelsim

...............\..........\........\modelsim.ini

...............\..........\........\msim_transcript

...............\..........\........\rtl_work

...............\..........\........\........\_info

...............\..........\........\........\_temp

...............\..........\........\........\_vmake

...............\..........\........\........\tb_top

...............\..........\........\........\......\_primary.dat

...............\..........\........\........\......\_primary.dbs

...............\..........\........\........\......\_primary.vhd

...............\..........\........\........\......\verilog.prw

...............\..........\........\........\......\verilog.psm

...............\..........\........\........\top

...............\..........\........\........\...\_primary.dat

...............\..........\........\........\...\_primary.dbs

...............\..........\........\........\...\_primary.vhd

...............\..........\........\........\...\verilog.prw

...............\..........\........\........\...\verilog.psm

...............\..........\........\top_run_msim_rtl_verilog.do

...............\..........\........\top_run_msim_rtl_verilog.do.bak

...............\..........\........\top_run_msim_rtl_verilog.do.bak1

...............\..........\........\vsim.wlf

...............\tb_top.v

...............\top.qpf

...............\top.qsf

...............\top.qws

...............\top.v

...............\top.v.bak

...............\top_nativelink_simulation.rpt

water_led_state_2

.................\db

.................\..\logic_util_heursitic.dat

.................\..\prev_cmp_top.qmsg

.................\..\top.asm.qmsg

...........

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org