文件名称:video_center_scan_scaler_alpha_blend
介绍说明－－下载内容均来自于网络，请自行研究使用
本工程实现两路视频信号阿尔法通道混合(alpha blend), 视频信号黑点中心
点扫描定位，期间用到视频帧缓存（fr a me cache）、视频信号缩放(scaler)等，且用到ram、DDR2等作为缓存，是很值得参考的视频图像处理工程。-scaler,alpha blend,ddr2 controller,center scan, fr a me cache, dpram, etc by verilog, include code and discr iption
点扫描定位，期间用到视频帧缓存（fr a me cache）、视频信号缩放(scaler)等，且用到ram、DDR2等作为缓存，是很值得参考的视频图像处理工程。-scaler,alpha blend,ddr2 controller,center scan, fr a me cache, dpram, etc by verilog, include code and discr iption
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ddr_test.tcl
fifo_2048_30.qip
fifo_256_64.qip
greybox_tmp
...........\cbx_args.txt
output_files
............\fifo_2048_30.qip
............\fifo_256_64.qip
............\greybox_tmp
............\...........\cbx_args.txt
............\output_files
............\stp1.stp
............\stp1_auto_stripped.stp
............\sys_pll.qip
............\top.asm.rpt
............\top.cdf
............\top.done
............\top.eda.rpt
............\top.fit.rpt
............\top.fit.smsg
............\top.fit.summary
............\top.flow.rpt
............\top.jdi
............\top.map.rpt
............\top.map.smsg
............\top.map.summary
............\top.pin
............\top.pof
............\top.sof
............\top.sta.rpt
............\top.sta.summary
PLLJ_PLLSPE_INFO.txt
serv_req_info.txt
simulation
..........\modelsim
..........\........\top.sft
..........\........\top.vo
..........\........\top_8_1200mv_0c_slow.vo
..........\........\top_8_1200mv_0c_v_slow.sdo
..........\........\top_8_1200mv_85c_slow.vo
..........\........\top_8_1200mv_85c_v_slow.sdo
..........\........\top_min_1200mv_0c_fast.vo
..........\........\top_min_1200mv_0c_v_fast.sdo
..........\........\top_modelsim.xrf
..........\........\top_v.sdo
sram_test.out.sdc
sram_test.qws
src
...\alpha_blend.v
...\alpha_blend.v.bak
...\circle_scan.v
...\circle_scan.v.bak
...\common_std_logic_vector_delay.vhd
...\ddr_top
...\.......\27Mhz-133Mhz.txt
...\.......\alt_mem_phy_defines.v
...\.......\alt_mem_phy_sequencer.vhd
...\.......\auk_ddr_hp_controller.ocp
...\.......\auk_ddr_hp_controller.vhd
...\.......\ddr2.html
...\.......\ddr2.ppf
...\.......\ddr2.qip
...\.......\ddr2.v
...\.......\ddr2_advisor.ipa
...\.......\ddr2_auk_ddr_hp_controller_wrapper.v
...\.......\ddr2_bb.v
...\.......\ddr2_controller_phy.v
...\.......\ddr2_example_driver.v
...\.......\ddr2_example_top.sdc
...\.......\ddr2_example_top.v
...\.......\ddr2_example_top.v.tmp
...\.......\ddr2_example_top.v.tmp2
...\.......\ddr2_example_top_1.v
...\.......\ddr2_ex_lfsr8.v
...\.......\ddr2_phy.html
...\.......\ddr2_phy.qip
...\.......\ddr2_phy.v
...\.......\ddr2_phy_alt_mem_phy.v
...\.......\ddr2_phy_alt_mem_phy_pll.bsf
...\.......\ddr2_phy_alt_mem_phy_pll.ppf
...\.......\ddr2_phy_alt_mem_phy_pll.qip
...\.......\ddr2_phy_alt_mem_phy_pll.v
...\.......\ddr2_phy_alt_mem_phy_pll.v_.bak
...\.......\ddr2_phy_alt_mem_phy_pll_bb.v
...\.......\ddr2_phy_alt_mem_phy_sequencer_wrapper.v
...\.......\ddr2_phy_bb.v
...\.......\ddr2_phy_ddr_pins.tcl
...\.......\ddr2_phy_ddr_timing.sdc
...\.......\ddr2_phy_report_timing.tcl
...\.......\ddr2_phy_simgen_init.txt
...\.......\ddr2_pin_assignments.tcl
...\.......\testbench
...\.......\.........\ddr2_example_top_tb.v
...\.......\.........\ddr2_example_top_tb.v.tmp
...\.......\.........\ddr2_example_top_tb.v.tmp2
...\.......\.........\ddr2_example_top_tb_1.v
...\.......\.........\ddr2_mem_model.v
...\dp_ram.v
...\ip
...\..\ddio_out.v