文件名称:inputPinsTest.tar
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog example of a program that test the input and outputs pins FPGA by making them 1 and 0 in a specific time. Implemmented in FPGA Nexys3-Verilog example of a program that test the input and outputs pins FPGA by making them 1 and 0 in a specific time. Implemmented in FPGA Nexys3
(系统自动生成,下载前可以参看下载内容)
下载文件列表
97288427inputPinsTest.tar