文件名称:paralleladder
介绍说明－－下载内容均来自于网络，请自行研究使用
This a verilog source code for parallel adder-This is a verilog source code for parallel adder
(系统自动生成,下载前可以参看下载内容)
下载文件列表
paralleladder\CarryLookAheadAdder.v
.............\DFlipFlop.v
.............\DFlipFlop.v.bak
.............\Multiplexer.v
.............\Multiplexer.v.bak
.............\paralleladder.cr.mti
.............\paralleladder.mpf
.............\ParallelAdder.v
.............\ParallelAdder.v.bak
.............\ParallelToSerial.v
.............\ParallelToSerial.v.bak
.............\RippleCarryAdder.v
.............\RippleCarryAdder.v.bak
.............\SerialToParallel.v
.............\SerialToParallel.v.bak
.............\sim.do
.............\tParallelToSerial.v
.............\tParallelToSerial.v.bak
.............\tSerialToParallel.v
.............\tSerialToParallel.v.bak
.............\vsim.wlf
.............\wave.do
.............\.ork\@d@flip@flop\verilog.prw
.............\....\............\verilog.psm
.............\....\............\_primary.dat
.............\....\............\_primary.dbs
.............\....\............\_primary.vhd
.............\....\.multiplexer\verilog.prw
.............\....\............\verilog.psm
.............\....\............\_primary.dat
.............\....\............\_primary.dbs
.............\....\............\_primary.vhd
.............\....\.parallel@adder\verilog.prw
.............\....\...............\verilog.psm
.............\....\...............\_primary.dat
.............\....\...............\_primary.dbs
.............\....\...............\_primary.vhd
.............\....\..........to@serial\verilog.prw
.............\....\...................\verilog.psm
.............\....\...................\_primary.dat
.............\....\...................\_primary.dbs
.............\....\...................\_primary.vhd
.............\....\...................@test\verilog.prw
.............\....\........................\verilog.psm
.............\....\........................\_primary.dat
.............\....\........................\_primary.dbs
.............\....\........................\_primary.vhd
.............\....\.serial@to@parallel\verilog.prw
.............\....\...................\verilog.psm
.............\....\...................\_primary.dat
.............\....\...................\_primary.dbs
.............\....\...................\_primary.vhd
.............\....\...................@test\verilog.prw
.............\....\........................\verilog.psm
.............\....\........................\_primary.dat
.............\....\........................\_primary.dbs
.............\....\........................\_primary.vhd
.............\....\carry_look_ahead_adder\verilog.prw
.............\....\......................\verilog.psm
.............\....\......................\_primary.dat
.............\....\......................\_primary.dbs
.............\....\......................\_primary.vhd
.............\....\_info
.............\....\.temp\vlog67yvzc
.............\....\.....\vlogb0jtrk
.............\....\.....\vlogb4mtzw
.............\....\.....\vlogh2gzn7
.............\....\.....\vlogn66wax
.............\....\.....\vlogqf079t
.............\....\.....\vlogw9h7dg
.............\....\.....\vlogxhyt53
.............\....\_vmake
.............\....\@d@flip@flop
.............\....\@multiplexer
.............\....\@parallel@adder
.............\....\@parallel@to@serial
.............\....\@parallel@to@serial@test
.............\....\@serial@to@parallel
.............\....\@serial@to@parallel@test
.............\....\carry_look_ahead_adder
.............\....\_temp
.............\work
paralleladder