文件名称:32ADD
介绍说明--下载内容均来自于网络,请自行研究使用
32位超前进位加法器,verilog hdl代码实现,包含源程序-32 lookahead adder, verilog hdl code, including source code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
32ADD\add32.asm.rpt
.....\add32.done
.....\add32.fit.rpt
.....\add32.fit.smsg
.....\add32.fit.summary
.....\add32.flow.rpt
.....\add32.map.rpt
.....\add32.map.summary
.....\add32.pin
.....\add32.qpf
.....\add32.qsf
.....\add32.qws
.....\add32.sim.rpt
.....\add32.sof
.....\add32.sta.rpt
.....\add32.sta.summary
.....\add32.v
.....\add32.v.bak
.....\add32.vwf
.....\add32_tp.flow.rpt
.....\add32_tp.map.rpt
.....\add32_tp.map.summary
.....\add32_tp.qpf
.....\add32_tp.qsf
.....\add32_tp.qws
.....\add32_tp.v
.....\add32_tp.v.bak
.....\add4.asm.rpt
.....\add4.done
.....\add4.fit.rpt
.....\add4.fit.smsg
.....\add4.fit.summary
.....\add4.flow.rpt
.....\add4.map.rpt
.....\add4.map.summary
.....\add4.pin
.....\add4.qpf
.....\add4.qsf
.....\add4.qws
.....\add4.sof
.....\add4.sta.rpt
.....\add4.sta.summary
.....\add4.v
.....\db\add32.asm.qmsg
.....\..\add32.asm_labs.ddb
.....\..\add32.cbx.xml
.....\..\add32.cmp.bpm
.....\..\add32.cmp.cdb
.....\..\add32.cmp.ecobp
.....\..\add32.cmp.hdb
.....\..\add32.cmp.kpt
.....\..\add32.cmp.logdb
.....\..\add32.cmp.rdb
.....\..\add32.cmp_merge.kpt
.....\..\add32.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
.....\..\add32.cuda_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
.....\..\add32.db_info
.....\..\add32.eco.cdb
.....\..\add32.fit.qmsg
.....\..\add32.fnsim.cdb
.....\..\add32.fnsim.hdb
.....\..\add32.fnsim.qmsg
.....\..\add32.hier_info
.....\..\add32.hif
.....\..\add32.lpc.html
.....\..\add32.lpc.rdb
.....\..\add32.lpc.txt
.....\..\add32.map.bpm
.....\..\add32.map.cdb
.....\..\add32.map.ecobp
.....\..\add32.map.hdb
.....\..\add32.map.kpt
.....\..\add32.map.logdb
.....\..\add32.map.qmsg
.....\..\add32.map_bb.cdb
.....\..\add32.map_bb.hdb
.....\..\add32.map_bb.logdb
.....\..\add32.pre_map.cdb
.....\..\add32.pre_map.hdb
.....\..\add32.rpp.qmsg
.....\..\add32.rtlv.hdb
.....\..\add32.rtlv_sg.cdb
.....\..\add32.rtlv_sg_swap.cdb
.....\..\add32.sgate.rvd
.....\..\add32.sgate_sm.rvd
.....\..\add32.sgdiff.cdb
.....\..\add32.sgdiff.hdb
.....\..\add32.sim.cvwf
.....\..\add32.sim.hdb
.....\..\add32.sim.qmsg
.....\..\add32.sim.rdb
.....\..\add32.simfam
.....\..\add32.sld_design_entry.sci
.....\..\add32.sld_design_entry_dsc.sci
.....\..\add32.sta.qmsg
.....\..\add32.sta.rdb
.....\..\add32.sta_cmp.8_slow_1200mv_85c.tdb
.....\..\add32.syn_hier_info
.....\..\add32.tiscmp.fast_1200mv_0c.ddb
.....\..\add32.tiscmp.slow_1200mv_0c.ddb