文件名称:uart_verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
QII - VERILOG 精品串口源码，有多种不同设置，数据位、停止位、检验位可调。-QII- VERILOG boutique serial source, there are a variety of different settings, data bits, stop bits, parity bit adjustable.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart_verilog\74segled.v.bak
............\rcvr.bsf
............\rcvr.v
............\rcvr.v.bak
............\segmain.bsf
............\segmain.v
............\setup.tcl
............\setup.tcl.bak
............\txmit.bsf
............\txmit.v
............\txmit.v.bak
............\uart.bsf
............\uart.v
............\uart.v.bak
............\uart_send.bsf
............\uart_send.v
............\uart_send.v.bak
............\uart_v.asm.rpt
............\uart_v.bdf
............\uart_v.done
............\uart_v.fit.rpt
............\uart_v.fit.smsg
............\uart_v.fit.summary
............\uart_v.flow.rpt
............\uart_v.map.rpt
............\uart_v.map.smsg
............\uart_v.map.summary
............\uart_v.pin
............\uart_v.pof
............\uart_v.qpf
............\uart_v.qsf
............\uart_v.qws
............\uart_v.sof
............\uart_v.sta.rpt
............\uart_v.sta.summary
............\uart_v.tan.rpt
............\uart_v.tan.summary
uart_verilog