文件名称:verilog-hdl
介绍说明－－下载内容均来自于网络，请自行研究使用
本设计是以四路抢答为基本概念。从实际应用出发,利用电子设计自动化( EDA)技术,用可编程逻辑器件设计具有扩充功能的抢答器。它以Verilog HDL硬件描述语言作为平台，结合动手实验而完成的-The design is based on four basic concepts answer. From the practical application, the use of electronic design automation (EDA) technology, using a programmable logic device design with extensions Responder. It Verilog HDL hardware descr iption language as a platform, combined with hands-on experiments done
(系统自动生成,下载前可以参看下载内容)
下载文件列表
新建文本文档.txt