文件名称:Testbench--Study
介绍说明--下载内容均来自于网络,请自行研究使用
testbench顾名思义就是一个测试台,它对外没有接口,所以实体部分为空,但它要对要测试的器件提供激励信号,这其实就是最简单的testbench,本文介绍了Testbench的书写-testbench name suggests is a test bed, it is no interface to the external, physical part of it is empty, but it should provide a stimulus to the device under test, which is actually the most simple testbench, writing paper introduces the Testbench
(系统自动生成,下载前可以参看下载内容)
下载文件列表
基于VHDL语言的testbench书写.doc