文件名称:Project
介绍说明－－下载内容均来自于网络，请自行研究使用
Design a sequential circuit that has two inputs w1 and w2 and an output z. A clock and a reset signal are
also present. Its function is to compare the input sequences on the two inputs. If w1 ≠ w2 during any two
consecutive clock cycles, the circuit produces z = 1 as soon as the sequence occurs (i.e. on the same clock
cycle). Otherwise z = 0. For example:
w1 : 0110111000110
w2 : 1010001011111
z : 0100010001000
-Design a sequential circuit that has two inputs w1 and w2 and an output z. A clock and a reset signal are
also present. Its function is to compare the input sequences on the two inputs. If w1 ≠ w2 during any two
consecutive clock cycles, the circuit produces z = 1 as soon as the sequence occurs (i.e. on the same clock
cycle). Otherwise z = 0. For example:
w1 : 0110111000110
w2 : 1010001011111
z : 0100010001000
also present. Its function is to compare the input sequences on the two inputs. If w1 ≠ w2 during any two
consecutive clock cycles, the circuit produces z = 1 as soon as the sequence occurs (i.e. on the same clock
cycle). Otherwise z = 0. For example:
w1 : 0110111000110
w2 : 1010001011111
z : 0100010001000
-Design a sequential circuit that has two inputs w1 and w2 and an output z. A clock and a reset signal are
also present. Its function is to compare the input sequences on the two inputs. If w1 ≠ w2 during any two
consecutive clock cycles, the circuit produces z = 1 as soon as the sequence occurs (i.e. on the same clock
cycle). Otherwise z = 0. For example:
w1 : 0110111000110
w2 : 1010001011111
z : 0100010001000
(系统自动生成,下载前可以参看下载内容)
下载文件列表
P4_tb.v
Part3.v
Part_4.v
shiftrne.v
trin.v
P3_tb.v