文件名称:counter
介绍说明--下载内容均来自于网络,请自行研究使用
采用VERIlOG HDL语言设计的一个加法器项目,简单可靠,并把其中测试平台程序加入其中-VERIlOG HDL language designed using an adder project, simple, reliable, and to join the program in which the test platform
(系统自动生成,下载前可以参看下载内容)
下载文件列表
counter
.......\counter.asm.rpt
.......\counter.done
.......\counter.fit.rpt
.......\counter.fit.smsg
.......\counter.fit.summary
.......\counter.flow.rpt
.......\counter.map.rpt
.......\counter.map.smsg
.......\counter.map.summary
.......\counter.pin
.......\counter.qpf
.......\counter.qsf
.......\counter.qws
.......\counter.sim.rpt
.......\counter.tan.rpt
.......\counter.tan.summary
.......\counter.v
.......\counter.vwf
.......\db
.......\..\counter.asm.qmsg
.......\..\counter.cbx.xml
.......\..\counter.cmp.cdb
.......\..\counter.cmp.hdb
.......\..\counter.cmp.kpt
.......\..\counter.cmp.logdb
.......\..\counter.cmp.rdb
.......\..\counter.cmp.tdb
.......\..\counter.cmp0.ddb
.......\..\counter.cmp2.ddb
.......\..\counter.dbp
.......\..\counter.db_info
.......\..\counter.eco.cdb
.......\..\counter.eds_overflow
.......\..\counter.fit.qmsg
.......\..\counter.hier_info
.......\..\counter.hif
.......\..\counter.map.cdb
.......\..\counter.map.hdb
.......\..\counter.map.logdb
.......\..\counter.map.qmsg
.......\..\counter.pre_map.cdb
.......\..\counter.pre_map.hdb
.......\..\counter.psp
.......\..\counter.rpp.qmsg
.......\..\counter.rtlv.hdb
.......\..\counter.rtlv_sg.cdb
.......\..\counter.rtlv_sg_swap.cdb
.......\..\counter.sgate.rvd
.......\..\counter.sgate_sm.rvd
.......\..\counter.sgdiff.cdb
.......\..\counter.sgdiff.hdb
.......\..\counter.signalprobe.cdb
.......\..\counter.sim.hdb
.......\..\counter.sim.qmsg
.......\..\counter.sim.rdb
.......\..\counter.sim.vwf
.......\..\counter.sld_design_entry.sci
.......\..\counter.sld_design_entry_dsc.sci
.......\..\counter.syn_hier_info
.......\..\counter.tan.qmsg
.......\..\wed.zsf
.......\Verilog1.v