文件名称:vspi
介绍说明--下载内容均来自于网络,请自行研究使用
// Serial Peripheral Interface (SPI)
// The VSPI core implements an SPI interface compatible with the many
// serial EEPROMs, and microcontrollers. The VSPI core is typically used
// as an SPI master, but it can be configured as an SPI slave as well.
//
-// Serial Peripheral Interface (SPI)
//
// The VSPI core implements an SPI interface compatible with the many
// serial EEPROMs, and microcontrollers. The VSPI core is typically used
// as an SPI master, but it can be configured as an SPI slave as well.
//
// The SPI bus is a 3 wire bus that in effect links a serial shift
// register between the "master" and the "slave". Typically both the
// master and slave have an 8 bit shift register so the combined
// register is 16 bits. When an SPI transfer takes place, the master and
// slave shift their shift registers 8 bits and thus exchange their 8
// bit register values.
//
// The VSPI core implements an SPI interface compatible with the many
// serial EEPROMs, and microcontrollers. The VSPI core is typically used
// as an SPI master, but it can be configured as an SPI slave as well.
//
-// Serial Peripheral Interface (SPI)
//
// The VSPI core implements an SPI interface compatible with the many
// serial EEPROMs, and microcontrollers. The VSPI core is typically used
// as an SPI master, but it can be configured as an SPI slave as well.
//
// The SPI bus is a 3 wire bus that in effect links a serial shift
// register between the "master" and the "slave". Typically both the
// master and slave have an 8 bit shift register so the combined
// register is 16 bits. When an SPI transfer takes place, the master and
// slave shift their shift registers 8 bits and thus exchange their 8
// bit register values.
//
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vspi.v