文件名称:test12
介绍说明--下载内容均来自于网络,请自行研究使用
自己用VerilogHDL语言编写的时钟程序,包括时钟进位计数模块,数码管显示模块和闹钟模块。在cpld芯片上经测试有效(开发环境没找到VerilogHDL,就选了VHDL,其实他们不一样的……)-Clock with Verilog HDL language written procedures, including clock binary counter module, digital display and alarm modules. The CPLD chip has been tested (in development environment I did not find VerilogHDL, we chose VHDL, in fact, they are not the same ...)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
test12.v