文件名称:i2c-verilog-vhdl
- 所属分类：
- Internet/网络编程
- 资源属性：
- [PDF]
- 上传时间：
- 2013-05-15
- 文件大小：
- 663kb
- 下载次数：
- 0次
- 提 供 者：
- xum***
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
I2C总线VHDL/Verilog HDL源码
通过仿真验证正确，希望对大家有用-I2C bus VHDL/Verilog HDL source code is verified by simulation is correct, we hope to useful
通过仿真验证正确，希望对大家有用-I2C bus VHDL/Verilog HDL source code is verified by simulation is correct, we hope to useful
(系统自动生成,下载前可以参看下载内容)
下载文件列表
i2c verilog vhdl
................\CVS
................\...\Entries
................\...\Repository
................\...\Root
................\bench
................\.....\CVS
................\.....\...\Entries
................\.....\...\Repository
................\.....\...\Root
................\.....\verilog
................\.....\.......\CVS
................\.....\.......\...\Entries
................\.....\.......\...\Repository
................\.....\.......\...\Root
................\.....\.......\i2c_slave_model.v
................\.....\.......\spi_slave_model.v
................\.....\.......\tst_bench_top.v
................\.....\.......\wb_master_model.v
................\doc
................\...\CVS
................\...\...\Entries
................\...\...\Repository
................\...\...\Root
................\...\i2c_specs.pdf
................\...\src
................\...\...\CVS
................\...\...\...\Entries
................\...\...\...\Repository
................\...\...\...\Root
................\...\...\I2C_specs.doc
................\documentation
................\.............\CVS
................\.............\...\Entries
................\.............\...\Repository
................\.............\...\Root
................\rtl
................\...\CVS
................\...\...\Entries
................\...\...\Repository
................\...\...\Root
................\...\verilog
................\...\.......\CVS
................\...\.......\...\Entries
................\...\.......\...\Repository
................\...\.......\...\Root
................\...\.......\i2c_master_bit_ctrl.v
................\...\.......\i2c_master_byte_ctrl.v
................\...\.......\i2c_master_defines.v
................\...\.......\i2c_master_top.v
................\...\.......\timescale.v
................\...\vhdl
................\...\....\CVS
................\...\....\...\Entries
................\...\....\...\Repository
................\...\....\...\Root
................\...\....\I2C.VHD
................\...\....\i2c_master_bit_ctrl.vhd
................\...\....\i2c_master_byte_ctrl.vhd
................\...\....\i2c_master_top.vhd
................\...\....\readme
................\...\....\tst_ds1621.vhd
................\sim
................\...\CVS
................\...\...\Entries
................\...\...\Repository
................\...\...\Root
................\...\i2c_verilog
................\...\...........\CVS
................\...\...........\...\Entries
................\...\...........\...\Repository
................\...\...........\...\Root
................\...\...........\run
................\...\...........\...\CVS
................\...\...........\...\...\Entries
................\...\...........\...\...\Repository
................\...\...........\...\...\Root
................\...\...........\...\INCA_libs
................\...\...........\...\.........\CVS
................\...\...........\...\.........\...\Entries
................\...\...........\...\.........\...\Repository
................\...\...........\...\.........\...\Root
................\...\...........\...\bench.vcd
................\...\...........\...\ncverilog.key
................\...\...........\...\ncverilog.log
................\...\...........\...\run
................\...\...........\...\waves
................\...\...........\...\.....\CVS
................\...\...........\...\.....\...\Entries
................\...\...........\...\.....\...\Repository
................\...\...........\...\.....\...\Root
................\software
................\........\CVS
................\........\...\Entries
................\........\...\Repository
................\........\...\Root
................\........\drivers
................\........\.......\CVS
................\........\.......\...\Entries
................\........\.......\...\Repository