文件名称:clk_div3
介绍说明－－下载内容均来自于网络，请自行研究使用
自己用xilinx ise编写的分频器程序，可以奇分频偶分频，分频系数可以自己设置。方便产生各种时钟信号-Divider program prepared using the Xilinx ISE, odd even divide divider division factor can set up their own. And convenient produce a variety of clock signal
(系统自动生成,下载前可以参看下载内容)
下载文件列表
clk_div3\clk_div3.cmd_log
........\clk_div3.gise
........\clk_div3.lso
........\clk_div3.ngc
........\clk_div3.ngr
........\clk_div3.prj
........\clk_div3.stx
........\clk_div3.syr
........\clk_div3.v
........\clk_div3.xise
........\clk_div3.xst
........\clk_div3_envsettings.html
........\clk_div3_ise12migration.zip
........\clk_div3_summary.html
........\clk_div3_xst.xrpt
........\fuse.log
........\fuse.xmsgs
........\fuseRelaunch.cmd
........\iseconfig\clk_div3.projectmgr
........\.........\clk_div3.xreport
........\..im\isim_usage_statistics.html
........\....\pn_info
........\....\test_isim_beh.exe.sim\isimcrash.log
........\....\.....................\ISimEngine-DesignHierarchy.dbg
........\....\.....................\isimkernel.log
........\....\.....................\netId.dat
........\....\.....................\test_isim_beh.exe
........\....\.....................\.mp_save\_1
........\....\.....................\work\m_00000000000379041657_0739250786.c
........\....\.....................\....\m_00000000000379041657_0739250786.didat
........\....\.....................\....\m_00000000000379041657_0739250786.nt.obj
........\....\.....................\....\m_00000000002907226035_1985558087.c
........\....\.....................\....\m_00000000002907226035_1985558087.didat
........\....\.....................\....\m_00000000002907226035_1985558087.nt.obj
........\....\.....................\....\m_00000000004093713498_2073120511.c
........\....\.....................\....\m_00000000004093713498_2073120511.didat
........\....\.....................\....\m_00000000004093713498_2073120511.nt.obj
........\....\.....................\....\test_isim_beh.exe_main.c
........\....\.....................\....\test_isim_beh.exe_main.nt.obj
........\....\work\clk_div3.sdb
........\....\....\glbl.sdb
........\....\....\test.sdb
........\isim.cmd
........\isim.log
........\test.fdo
........\test.udo
........\test.v
........\test_beh.prj
........\test_isim_beh.exe
........\test_isim_beh.wdb
........\test_wave.fdo
........\transcript
........\vsim.wlf
........\webtalk_pn.xml
........\.ork\@_opt\vopt0jd707
........\....\.....\vopt1wn0cy
........\....\.....\vopt24d3rj
........\....\.....\vopt333407
........\....\.....\vopt51t33q
........\....\.....\vopt58z0wk
........\....\.....\vopt5ccwby
........\....\.....\vopt7jr107
........\....\.....\vopt8w1sby
........\....\.....\vopt9hfz2q
........\....\.....\voptb3eyz6
........\....\.....\voptfbbgcy
........\....\.....\vopthiqk07
........\....\.....\voptjv0dcy
........\....\.....\voptjzcg4q
........\....\.....\voptm2dh07
........\....\.....\voptnbn9cy
........\....\.....\voptnx85w8
........\....\.....\voptqf2d4q
........\....\.....\vopttwi61w
........\....\.....\vopttzqa4q
........\....\.....\voptyca75r
........\....\.....\_deps
........\....\clk_div3\_primary.dat
........\....\........\_primary.dbs
........\....\........\_primary.vhd
........\....\glbl\_primary.dat
........\....\....\_primary.dbs
........\....\....\_primary.vhd
........\....\test\_primary.dat
........\....\....\_primary.dbs
........\....\....\_primary.vhd
........\....\_info
........\....\_vmake
........\xilinxsim.ini
........\.st\work\hdllib.ref
........\...\....\vlg5F\clk__div3.bin
........\_xmsgs\pn_parser.xmsgs
........\......\xst.xmsgs
........\xst\dump.xst\clk_div3.prj\ngx\notopt
........\...\........\............\...\opt
........\...\........\............\ngx
........\isim\test_isim_beh.exe.sim\tmp_save
........\....\.....................\work
........\xst\dump.xst\clk_div3.prj
........\...\work\vlg5F