文件名称:as1
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilong HDL是最frequenctly使用的硬件描述语言，因为它的简单和方便的属性之一。这当然AIMES设计一个数字时钟，配备4段显示，秒表和时间设定使用这种语言，甚至一些额外的功能，fundamatal。 DE1板设计时钟的实施贡献-Verilong HDL is one of the most frequenctly used hardware descr iption language because of its simple and convenient properties. This course aimes to design a digital clock equipped with the fundamatal functions of 4-segment display, stopwatch and time setting even some additional ones using this language . The implement of the designed clock is contributed by DE1 board
(系统自动生成,下载前可以参看下载内容)
下载文件列表
as1\as1.asm.rpt
...\as1.bdf
...\as1.bsf
...\as1.cdf
...\as1.done
...\as1.dpf
...\as1.fit.rpt
...\as1.fit.smsg
...\as1.fit.summary
...\as1.flow.rpt
...\as1.map.rpt
...\as1.map.smsg
...\as1.map.summary
...\as1.pin
...\as1.pof
...\as1.qpf
...\as1.qsf
...\as1.qws
...\as1.sof
...\as1.tan.rpt
...\as1.tan.summary
...\as1.v
...\as1.v.bak
...\as1_assignment_defaults.qdf
...\as2.bsf
...\as2.v
...\as2.v.bak
...\as3.bsf
...\as3.inc
...\as3.v
...\as3.v.bak
...\as4.bsf
...\as4.v
...\as4.v.bak
...\Block1.bdf
...\db\as1.db_info
...\..\as1.eco.cdb
...\..\as1.map.qmsg
...\..\as1.sld_design_entry.sci
...\..\prev_cmp_as1.asm.qmsg
...\..\prev_cmp_as1.fit.qmsg
...\..\prev_cmp_as1.map.qmsg
...\..\prev_cmp_as1.tan.qmsg
...\..\wed.wsf
...\digit.vwf
...\disp.bsf
...\f_clk.bsf
...\minute_second.bsf
...\prev_cmp_as1.qmsg
...\stop.vwf
...\db
as1