文件名称:logic_analysis

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2013-09-25
  • 文件大小:
  • 2.93mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 陈**
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

一个基于verilog的逻辑分析仪,可以通过pc机的显示器将开发板的数据显示在显示频上。-Verilog based logic analyzer, you can monitor the development pc machine data plate on the display frequency.
(系统自动生成,下载前可以参看下载内容)

下载文件列表





logic_analysis

..............\char_rom.bsf

..............\char_rom.qip

..............\char_rom.v

..............\char_rom_bb.v

..............\char_rom_data.mif

..............\char_rom_data.rar

..............\char_rom_inst.v

..............\char_rom_wave0.jpg

..............\char_rom_waveforms.html

..............\Ch_rom.qip

..............\db

..............\..\altsyncram_0e71.tdf

..............\..\altsyncram_5m31.tdf

..............\..\altsyncram_dg61.tdf

..............\..\altsyncram_fc61.tdf

..............\..\altsyncram_hd51.tdf

..............\..\altsyncram_lp51.tdf

..............\..\altsyncram_n0a1.tdf

..............\..\altsyncram_op51.tdf

..............\..\altsyncram_ql51.tdf

..............\..\altsyncram_u0a1.tdf

..............\..\cntr_0df.tdf

..............\..\logic_analysis.ae.hdb

..............\..\logic_analysis.cbx.xml

..............\..\logic_analysis.cmp.rdb

..............\..\logic_analysis.db_info

..............\..\logic_analysis.eco.cdb

..............\..\logic_analysis.hier_info

..............\..\logic_analysis.hif

..............\..\logic_analysis.lpc.html

..............\..\logic_analysis.lpc.rdb

..............\..\logic_analysis.lpc.txt

..............\..\logic_analysis.map.qmsg

..............\..\logic_analysis.pre_map.cdb

..............\..\logic_analysis.pre_map.hdb

..............\..\logic_analysis.rpp.qmsg

..............\..\logic_analysis.rtlv.hdb

..............\..\logic_analysis.rtlv_sg.cdb

..............\..\logic_analysis.rtlv_sg_swap.cdb

..............\..\logic_analysis.sgate.rvd

..............\..\logic_analysis.sgate_sm.rvd

..............\..\logic_analysis.sld_design_entry.sci

..............\..\logic_analysis.sld_design_entry_dsc.sci

..............\..\logic_analysis.smart_action.txt

..............\..\logic_analysis_global_asgn_op.abo

..............\..\logic_util_heursitic.dat

..............\..\prev_cmp_logic_analysis.asm.qmsg

..............\..\prev_cmp_logic_analysis.eda.qmsg

..............\..\prev_cmp_logic_analysis.fit.qmsg

..............\..\prev_cmp_logic_analysis.map.qmsg

..............\..\prev_cmp_logic_analysis.qmsg

..............\..\prev_cmp_logic_analysis.sta.qmsg

..............\..\prev_cmp_logic_analysis.tan.qmsg

..............\..\shift_taps_csr.tdf

..............\..\shift_taps_qsr.tdf

..............\incremental_db

..............\..............\compiled_partitions

..............\..............\...................\logic_analysis.root_partition.cmp.atm

..............\..............\...................\logic_analysis.root_partition.cmp.cdb

..............\..............\...................\logic_analysis.root_partition.cmp.dfp

..............\..............\...................\logic_analysis.root_partition.cmp.hdb

..............\..............\...................\logic_analysis.root_partition.cmp.hdbx

..............\..............\...................\logic_analysis.root_partition.cmp.kpt

..............\..............\...................\logic_analysis.root_partition.cmp.logdb

..............\..............\...................\logic_analysis.root_partition.cmp.rcf

..............\..............\...................\logic_analysis.root_partition.cmp.rcfdb

..............\..............\...................\logic_analysis.root_partition.map.atm

..............\..............\...................\logic_analysis.root_partition.map.cdb

..............\..............\...................\logic_analysis.root_partition.map.dpi

..............\..............\...................\logic_analysis.root_partition.map.hdb

..............\..............\...................\logic_analysis.root_partition.map.hdbx

..............\..............\...................\logic_analysis.root_partition.map.kpt

..............\..............\...................\logic_analysis.root_partition.merge_hb.atm

..............\..............\README

..............\logic_analysis.asm.rpt

..............\logic_analysis.done

..............\logic_analysis.dpf

..............\logic_analysis.eda.rpt

..............\logic_analysis.fit.rpt

..............\logic_analysis.fit.smsg

..............\logic_analysis.fit.summary

..............\logic_analysis.flow.rpt

..........

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org