文件名称:clock_gating
介绍说明－－下载内容均来自于网络，请自行研究使用
在FPGA里运用Verilog HDL编写实现门控时钟，而不产生毛刺-In the FPGA using Verilog HDL prepared to achieve clock gating, without glitches
(系统自动生成,下载前可以参看下载内容)
下载文件列表
clock_gating
............\clock_gating.asm.rpt
............\clock_gating.done
............\clock_gating.fit.rpt
............\clock_gating.fit.smsg
............\clock_gating.fit.summary
............\clock_gating.flow.rpt
............\clock_gating.map.rpt
............\clock_gating.map.summary
............\clock_gating.pin
............\clock_gating.pof
............\clock_gating.qpf
............\clock_gating.qsf
............\clock_gating.qws
............\clock_gating.sim.rpt
............\clock_gating.sof
............\clock_gating.tan.rpt
............\clock_gating.tan.summary
............\clock_gating.v
............\clock_gating.vwf
............\db
............\..\clock_gating.asm.qmsg
............\..\clock_gating.asm_labs.ddb
............\..\clock_gating.cbx.xml
............\..\clock_gating.cmp.bpm
............\..\clock_gating.cmp.cdb
............\..\clock_gating.cmp.ecobp
............\..\clock_gating.cmp.hdb
............\..\clock_gating.cmp.kpt
............\..\clock_gating.cmp.logdb
............\..\clock_gating.cmp.rdb
............\..\clock_gating.cmp.tdb
............\..\clock_gating.cmp0.ddb
............\..\clock_gating.cmp2.ddb
............\..\clock_gating.cmp_merge.kpt
............\..\clock_gating.db_info
............\..\clock_gating.eco.cdb
............\..\clock_gating.eds_overflow
............\..\clock_gating.fit.qmsg
............\..\clock_gating.fnsim.cdb
............\..\clock_gating.fnsim.hdb
............\..\clock_gating.fnsim.qmsg
............\..\clock_gating.hier_info
............\..\clock_gating.hif
............\..\clock_gating.lpc.html
............\..\clock_gating.lpc.rdb
............\..\clock_gating.lpc.txt
............\..\clock_gating.map.bpm
............\..\clock_gating.map.cdb
............\..\clock_gating.map.ecobp
............\..\clock_gating.map.hdb
............\..\clock_gating.map.kpt
............\..\clock_gating.map.logdb
............\..\clock_gating.map.qmsg
............\..\clock_gating.map_bb.cdb
............\..\clock_gating.map_bb.hdb
............\..\clock_gating.map_bb.logdb
............\..\clock_gating.pre_map.cdb
............\..\clock_gating.pre_map.hdb
............\..\clock_gating.rtlv.hdb
............\..\clock_gating.rtlv_sg.cdb
............\..\clock_gating.rtlv_sg_swap.cdb
............\..\clock_gating.sgdiff.cdb
............\..\clock_gating.sgdiff.hdb
............\..\clock_gating.sim.cvwf
............\..\clock_gating.sim.hdb
............\..\clock_gating.sim.qmsg
............\..\clock_gating.sim.rdb
............\..\clock_gating.simfam
............\..\clock_gating.sld_design_entry.sci
............\..\clock_gating.sld_design_entry_dsc.sci
............\..\clock_gating.syn_hier_info
............\..\clock_gating.tan.qmsg
............\..\clock_gating.tis_db_list.ddb
............\..\clock_gating.tmw_info
............\..\clock_gating_global_asgn_op.abo
............\..\prev_cmp_clock_gating.qmsg
............\..\wed.wsf
............\incremental_db
............\..............\compiled_partitions
............\..............\...................\clock_gating.root_partition.cmp.atm
............\..............\...................\clock_gating.root_partition.cmp.dfp
............\..............\...................\clock_gating.root_partition.cmp.hdbx
............\..............\...................\clock_gating.root_partition.cmp.kpt
............\..............\...................\clock_gating.root_partition.cmp.logdb
............\..............\...................\clock_gating.root_partition.cmp.rcf
............\..............\...................\clock_gating.root_partition.map.atm
............\..............\...................\clock_gating.root_partition.map.dpi
............\..............\...................\clock_gating.root_partition.map.hdbx
............\..............\...................\clock_gating.root_partition.map.kpt
............\..............\README