文件名称:SDRAM_control_design
- 所属分类：
- VHDL编程
- 资源属性：
- [ASM] [源码]
- 上传时间：
- 2012-11-26
- 文件大小：
- 2.47mb
- 下载次数：
- 0次
- 提 供 者：
- wang f******
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
一个SDRAM控制器的参考设计vhdl语言，包含了全部逻辑功能代码以及约束文件，包括一些综合布线后的文件和波形，有较高的参考价值。-A SDRAM controller reference design vhdl language contains all logic code as well as the constraints file, including files and waveform integrated wiring, there is a high reference value.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
SDRAM控制器设计
...............\vhdl
...............\....\func_sim
...............\....\........\brst_cntr.vhd
...............\....\........\cslt_cntr.vhd
...............\....\........\ki_cntr.vhd
...............\....\........\load.do
...............\....\........\mt48lc1m16a1.v
...............\....\........\mti_pkg.vhd
...............\....\........\rcd_cntr.vhd
...............\....\........\ref_cntr.vhd
...............\....\........\run_sim.do
...............\....\........\sdrm.vhd
...............\....\........\sdrmc_state.vhd
...............\....\........\sdrm_t.vhd
...............\....\........\state.do
...............\....\........\sys_int.vhd
...............\....\........\tb_sdrm.v
...............\....\........\transcript
...............\....\........\verwave.do
...............\....\........\work
...............\....\........\....\brst_cntr
...............\....\........\....\.........\brst_cntr_arch.asm
...............\....\........\....\.........\brst_cntr_arch.dat
...............\....\........\....\.........\_primary.dat
...............\....\........\....\cslt_cntr
...............\....\........\....\.........\cslt_cntr_arch.asm
...............\....\........\....\.........\cslt_cntr_arch.dat
...............\....\........\....\.........\_primary.dat
...............\....\........\....\ki_cntr
...............\....\........\....\.......\ki_cntr_arch.asm
...............\....\........\....\.......\ki_cntr_arch.dat
...............\....\........\....\.......\_primary.dat
...............\....\........\....\mt48lc1m16a1
...............\....\........\....\............\verilog.asm
...............\....\........\....\............\_primary.dat
...............\....\........\....\............\_primary.vhd
...............\....\........\....\mti_pkg
...............\....\........\....\.......\body.asm
...............\....\........\....\.......\body.dat
...............\....\........\....\.......\_primary.dat
...............\....\........\....\.......\_vhdl.asm
...............\....\........\....\rcd_cntr
...............\....\........\....\........\rcd_cntr_arch.asm
...............\....\........\....\........\rcd_cntr_arch.dat
...............\....\........\....\........\_primary.dat
...............\....\........\....\ref_cntr
...............\....\........\....\........\ref_cntr_arch.asm
...............\....\........\....\........\ref_cntr_arch.dat
...............\....\........\....\........\_primary.dat
...............\....\........\....\sdrm
...............\....\........\....\sdrmc_state
...............\....\........\....\...........\sdrmc_state_arch.asm
...............\....\........\....\...........\sdrmc_state_arch.dat
...............\....\........\....\...........\_primary.dat
...............\....\........\....\....\sdrm_arch.asm
...............\....\........\....\....\sdrm_arch.dat
...............\....\........\....\....\_primary.dat
...............\....\........\....\sdrm_t
...............\....\........\....\......\sdrm_t_arch.asm
...............\....\........\....\......\sdrm_t_arch.dat
...............\....\........\....\......\_primary.dat
...............\....\........\....\sys_int
...............\....\........\....\.......\sys_int_arch.asm
...............\....\........\....\.......\sys_int_arch.dat
...............\....\........\....\.......\_primary.dat
...............\....\........\....\t_sdrm
...............\....\........\....\......\testbench.asm
...............\....\........\....\......\testbench.dat
...............\....\........\....\......\verilog.asm
...............\....\........\....\......\_primary.dat
...............\....\........\....\......\_primary.vhd
...............\....\........\....\_info
...............\....\micron
...............\....\......\bank0.txt
...............\....\......\bank1.txt
...............\....\......\mt48lc1m16a1-8a.v
...............\....\......\mt48lc1m16a1.v
...............\....\......\test.v
...............\....\par
...............\....\...\sdrm.bit
...............\....\...\sdrm.edf
...............\....\...\sdrm.ll
...............\....\...\sdrm.ncf
...............\....\...\xproj
........