文件名称:design_3
介绍说明－－下载内容均来自于网络，请自行研究使用
定时器输入端为抢中信号和时钟信号。时钟信号提供计时，抢中有效之后便开始计时。先将48Mhz时钟分频为1hz的时间信号，当抢中信号有效（‘0’）来临时，将时间到信号（sjd）赋值为无效‘1’，并通过1hz时间信号输出时间显示的七段译码信号：经过一个周期，便将倒计时时间减一，并输出对应时间所示的七段译码值。经过10秒（9，8，…..，0）之后，表示时间到，将时间到信号（sjd）赋值为有效（‘0’）。
-Timer input is grab the signal and the clock signal. The clock signal timing, then grab effectively start timing. First 48Mhz clock divider for a 1hz The time signal, to grab the signal (' 0 ' ), the time to signal (sjd) assignment is invalid ' 1' , and by the the 1hz time signal output time display seven segment decoded signal: After a cycle, they put a countdown time minus one and seven-segment decoder output shown in the corresponding time values. After 10 seconds (9,8, ....., 0), indicating the time, the time signal (SJD) assignment is valid (' 0 ' ).
-Timer input is grab the signal and the clock signal. The clock signal timing, then grab effectively start timing. First 48Mhz clock divider for a 1hz The time signal, to grab the signal (' 0 ' ), the time to signal (sjd) assignment is invalid ' 1' , and by the the 1hz time signal output time display seven segment decoded signal: After a cycle, they put a countdown time minus one and seven-segment decoder output shown in the corresponding time values. After 10 seconds (9,8, ....., 0), indicating the time, the time signal (SJD) assignment is valid (' 0 ' ).
(系统自动生成,下载前可以参看下载内容)
下载文件列表
3基于FPGA的答题定时电路设计及仿真.docx