文件名称:IP-coreincluding-VHDL-and-Verilog
介绍说明--下载内容均来自于网络,请自行研究使用
芯片设计必须解剖的IP核(包含VHDL和Verilog代码)-The IP core chip design must anatomy (including VHDL and Verilog code)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
芯片设计必须解剖的IP核(包含VHDL和Verilog代码)\使用说明请参看右侧注释====〉〉.txt
...............................................\芯片设计必须解剖的IP核(包含VHDL和Verilog代码)\8051IP.rar
...............................................\...............................................\8051核(Verilog版).rar
...............................................\...............................................\8086IP.rar
...............................................\...............................................\C8051(VHDL).rar
...............................................\...............................................\DW8051(Verilog版).rar
...............................................\...............................................\MIPS_IP.rar
...............................................\...............................................\使用说明请参看右侧注释====〉〉.txt
...............................................\芯片设计必须解剖的IP核(包含VHDL和Verilog代码)
芯片设计必须解剖的IP核(包含VHDL和Verilog代码)
...............................................\芯片设计必须解剖的IP核(包含VHDL和Verilog代码)\8051IP.rar
...............................................\...............................................\8051核(Verilog版).rar
...............................................\...............................................\8086IP.rar
...............................................\...............................................\C8051(VHDL).rar
...............................................\...............................................\DW8051(Verilog版).rar
...............................................\...............................................\MIPS_IP.rar
...............................................\...............................................\使用说明请参看右侧注释====〉〉.txt
...............................................\芯片设计必须解剖的IP核(包含VHDL和Verilog代码)
芯片设计必须解剖的IP核(包含VHDL和Verilog代码)