文件名称:VHDL 程序举例
介绍说明--下载内容均来自于网络,请自行研究使用
VHDL经典编成程序。有大概100个程序。包括键盘扫描等。- these are typical program of VHDL.there are almost 100 pieces of program.including program about keyboard scanning.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 63535275vhdl 程序举例.rar 列表 VHDL 程序举例\vhdl_example.html VHDL 程序举例\adder.vhd VHDL 程序举例\compinst.vhd VHDL 程序举例\condsig.vhd VHDL 程序举例\condsigm.vhd VHDL 程序举例\conversion_altera.vhd VHDL 程序举例\counter.vhd VHDL 程序举例\counters_altera.vhd VHDL 程序举例\dc_motor.vhd VHDL 程序举例\gates.vhd VHDL 程序举例\io_utils.vhd VHDL 程序举例\jedec.vhd VHDL 程序举例\latchinf.vhd VHDL 程序举例\mancala.vhd VHDL 程序举例\oldtest4.vhd VHDL 程序举例\pal16r8.vhd VHDL 程序举例\priority_encoder_ls.vhd VHDL 程序举例\pseudorandom.vhd VHDL 程序举例\ram_LS.vhd VHDL 程序举例\reg12.vhd VHDL 程序举例\reginf.vhd VHDL 程序举例\selsigen.vhd VHDL 程序举例\smart_waveform.vhd VHDL 程序举例\statmach_altera.vhd VHDL 程序举例\step_motor.vhd VHDL 程序举例\stimulus.vhd VHDL 程序举例\testadder.vhd VHDL 程序举例\traffic_ls.vhd VHDL 程序举例\uart_ls.vhd VHDL 程序举例\adder_nbit_generate.txt VHDL 程序举例\adder_variety_style.txt VHDL 程序举例\address_decoder_m68008.txt VHDL 程序举例\chess_clock.txt VHDL 程序举例\comparator8.txt VHDL 程序举例\comparetor_magnitude.txt VHDL 程序举例\counter_conversion.txt VHDL 程序举例\counter_generate.txt VHDL 程序举例\counter_mod16_jk.txt VHDL 程序举例\counter_nbit.txt VHDL 程序举例\counter_pload.txt VHDL 程序举例\counter_wait.txt VHDL 程序举例\cpu_3rd_package.txt VHDL 程序举例\cpu_core.txt VHDL 程序举例\CPU_ram.txt VHDL 程序举例\CPU_rom.txt VHDL 程序举例\CPU_system.txt VHDL 程序举例\decoder_bcd_to_7segment.txt VHDL 程序举例\decoder_hct139.txt VHDL 程序举例\d-filp-flop_hct175.txt VHDL 程序举例\fifo.txt VHDL 程序举例\hamming_decoder.txt VHDL 程序举例\hamming_encoder.txt VHDL 程序举例\hct245.txt VHDL 程序举例\majority_voter.txt VHDL 程序举例\mealy1.txt VHDL 程序举例\moor1.txt VHDL 程序举例\moor2.txt VHDL 程序举例\multiplexer_ifelse.txt VHDL 程序举例\multiplier_booth.txt VHDL 程序举例\pelian_contrller.txt VHDL 程序举例\priority_encoder_highest.txt VHDL 程序举例\ram_16x8.txt VHDL 程序举例\random_generator.txt VHDL 程序举例\register_374.txt VHDL 程序举例\shift_register_164.txt VHDL 程序举例\State_areset.txt VHDL 程序举例\state_classic.txt VHDL 程序举例\state_moor_mealy.txt VHDL 程序举例\state_variable.txt VHDL 程序举例\universal_register.txt VHDL 程序举例\transcript VHDL 程序举例