文件名称:DPLL_REASERCH
介绍说明－－下载内容均来自于网络，请自行研究使用
本课题研制了一种宽频带的数字锁相放大器，可以完成自动增益和相位
可调整，最长积分时间为100s，适合于频率从10Hz到10kHz，幅值从100nV
到10mV的微弱正弦信号检测。测量结果表明，当采样点数N大于8192时，
-This project developed a wideband digital lock-in amplifier, can be completed automatically adjustable gain and phase, the longest integration time of 100s, suitable for the frequency range from 10Hz to 10kHz, amplitude from 100nV to 10mV of weak sine signal detection. The measurement results show that, when the sampling point number N is greater than 8192 hours,
可调整，最长积分时间为100s，适合于频率从10Hz到10kHz，幅值从100nV
到10mV的微弱正弦信号检测。测量结果表明，当采样点数N大于8192时，
-This project developed a wideband digital lock-in amplifier, can be completed automatically adjustable gain and phase, the longest integration time of 100s, suitable for the frequency range from 10Hz to 10kHz, amplitude from 100nV to 10mV of weak sine signal detection. The measurement results show that, when the sampling point number N is greater than 8192 hours,
(系统自动生成,下载前可以参看下载内容)
下载文件列表
数字锁相技术研究.kdh