文件名称:FPGA_Project
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
To design fixed point to floating point encoder and experiment with
simulation, synthesis and implementation features of the Xilinx Project navigator.
Specifically, the objectives of this lab are:
1. To try out basic building blocks of VHDL behavioral descr iption especially
processes.
2. To learn how to translate problem specification into VHDL code.
3. To consolidate understanding of the development board and to learn different
techniques of utilizing its resources.
4. To consolidate test bench writing skills.
simulation, synthesis and implementation features of the Xilinx Project navigator.
Specifically, the objectives of this lab are:
1. To try out basic building blocks of VHDL behavioral descr iption especially
processes.
2. To learn how to translate problem specification into VHDL code.
3. To consolidate understanding of the development board and to learn different
techniques of utilizing its resources.
4. To consolidate test bench writing skills.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA_Project\cg.vhd
............\counter.vhd
............\font_unit.vhd
............\s.vhd
............\text.vhd
............\top.ucf
............\top.vhd
............\vga.vhd
............\vga_counter.bit
FPGA_Project