文件名称:TVerriRiscCPPh
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
这个文件中使用verilog hdl简单易懂懂的运用基本运算实现了微型的cpu设计开发过程
-Verilog hdl straightforward to understand the use of basic operations miniature cpu design and development process used in this document
-Verilog hdl straightforward to understand the use of basic operations miniature cpu design and development process used in this document
(系统自动生成,下载前可以参看下载内容)
下载文件列表
TVerriRiscCPPh\VeriRiscCPU\alu.v
..............\...........\clockgen.v
..............\...........\control.v
..............\...........\counter.v
..............\...........\cpu.v
..............\...........\CPUtest1.dat
..............\...........\CPUtest2.dat
..............\...........\CPUtest3.dat
..............\...........\cpu_test.v
..............\...........\defines.v
..............\...........\memory.v
..............\...........\register.v
..............\...........\scalable_mux.v
..............\...........\sim.do
..............\...........\transcript
..............\...........\vlog.args
..............\...........\vsim.wlf
..............\VeriRiscCPU
TVerriRiscCPPh
..............\...........\clockgen.v
..............\...........\control.v
..............\...........\counter.v
..............\...........\cpu.v
..............\...........\CPUtest1.dat
..............\...........\CPUtest2.dat
..............\...........\CPUtest3.dat
..............\...........\cpu_test.v
..............\...........\defines.v
..............\...........\memory.v
..............\...........\register.v
..............\...........\scalable_mux.v
..............\...........\sim.do
..............\...........\transcript
..............\...........\vlog.args
..............\...........\vsim.wlf
..............\VeriRiscCPU
TVerriRiscCPPh