文件名称:coding_and_synthesis_with_verilog
介绍说明--下载内容均来自于网络,请自行研究使用
In the semiconductor and electronic design industry, Verilog is a hardware descr iption language (HDL) used to model electronic systems. Verilog HDL, not to be confused with VHDL (a competing language), is most commonly used in the design, verification, and implementation of digital logic chips at the register transfer level (RTL) of abstraction. It is also used in the verification of analog and mixed-signal circuits.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
coding_and_synthesis_with_verilog.pdf