文件名称:verilog_a_modeling
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog-a 建模，在Cadence 中建立一个二级运放的VerilogA行为级模型，并进行建立时间等等仿真，以及对S/H电路的建模和仿真。
-verilog-a model in Cadence to create a secondary op amp VerilogA behavioral model and the simulation set-up time, etc., as well as S/H circuit modeling and simulation.
-verilog-a model in Cadence to create a secondary op amp VerilogA behavioral model and the simulation set-up time, etc., as well as S/H circuit modeling and simulation.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VerilogA_modeling.ppt