文件名称:counter
介绍说明－－下载内容均来自于网络，请自行研究使用
VHDL 脉冲输入15进制输出计数器
计数器是实际中最为实用的时序电路模块之一-VHDL pulse input the counter of the output of the 15 hexadecimal counter the one of the of yes one of the the actual in the the most practical timing circuit module
计数器是实际中最为实用的时序电路模块之一-VHDL pulse input the counter of the output of the 15 hexadecimal counter the one of the of yes one of the the actual in the the most practical timing circuit module
(系统自动生成,下载前可以参看下载内容)
下载文件列表
counter\cds.lib
.......\counter.vhd
.......\hdl.var
.......\ncelab.log
.......\nclaunch.key
.......\ncsim.key
.......\ncsim.log
.......\ncvhdl.log
.......\tb.vhd
.......\INCA_libs\worklib\inca.lnx86.151.pak
.......\waves.shm\waves.dsn
.......\.........\waves.trn
.......\INCA_libs\worklib
.......\INCA_libs
.......\waves.shm
counter
.......\counter.vhd
.......\hdl.var
.......\ncelab.log
.......\nclaunch.key
.......\ncsim.key
.......\ncsim.log
.......\ncvhdl.log
.......\tb.vhd
.......\INCA_libs\worklib\inca.lnx86.151.pak
.......\waves.shm\waves.dsn
.......\.........\waves.trn
.......\INCA_libs\worklib
.......\INCA_libs
.......\waves.shm
counter