文件名称:I2C_verilogcode
介绍说明--下载内容均来自于网络,请自行研究使用
verilog的i2c代码,含仿真环境,测试testbench等-i2c code use verilog,with verification testbench
(系统自动生成,下载前可以参看下载内容)
下载文件列表
I2C_verilog描述
...............\bench
...............\.....\i2c_slave_model.v
...............\.....\spi_slave_model.v
...............\.....\tst_bench_top.v
...............\.....\wb_master_model.v
...............\doc
...............\...\I2C_specs.doc
...............\...\i2c_specs12.pdf
...............\...\i2c_specs13.pdf
...............\...\i2c总线协议.pdf
...............\...\I2C总线协议中文版PDF.pdf
...............\sim
...............\...\run
...............\verilog
...............\.......\i2c_master_bit_ctrl.v
...............\.......\i2c_master_byte_ctrl.v
...............\.......\i2c_master_defines.v
...............\.......\i2c_master_top.v
...............\.......\timescale.v
...............\bench
...............\.....\i2c_slave_model.v
...............\.....\spi_slave_model.v
...............\.....\tst_bench_top.v
...............\.....\wb_master_model.v
...............\doc
...............\...\I2C_specs.doc
...............\...\i2c_specs12.pdf
...............\...\i2c_specs13.pdf
...............\...\i2c总线协议.pdf
...............\...\I2C总线协议中文版PDF.pdf
...............\sim
...............\...\run
...............\verilog
...............\.......\i2c_master_bit_ctrl.v
...............\.......\i2c_master_byte_ctrl.v
...............\.......\i2c_master_defines.v
...............\.......\i2c_master_top.v
...............\.......\timescale.v