文件名称:1
介绍说明－－下载内容均来自于网络，请自行研究使用
加减计数器
library ieee
use ieee. std_logic-_1164.all
entity dec3_8 is
port(a,b,c,s1,s2,s3: in std_logic
y: out std_logic_vector(0 to 7))
end
architecture b of dec3_8 is
signal abc: std_logic_vector(0 to 2)
begin
abc<=a&b&c
process(abc,s1,s2,s3)
library ieee
use ieee. std_logic-_1164.all
entity dec3_8 is
port(a,b,c,s1,s2,s3: in std_logic
y: out std_logic_vector(0 to 7))
end
architecture b of dec3_8 is
signal abc: std_logic_vector(0 to 2)
begin
abc<=a&b&c
process(abc,s1,s2,s3)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
1.txt