文件名称:logic
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog HDL逻辑与计算机设计基础实验全部试验报告，包括寄存器，定时器，全加器，同步时序电路，译码器等的实验。-Verilog HDL logic and computer design basic experiment all test reports, including registers, timers, full adder, synchronous sequential circuits, decoders and other experiments.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
逻辑与计算机设计基础实验
........................\实验02.doc
........................\实验03.doc
........................\实验05.doc
........................\实验06.doc
........................\实验07.doc
........................\实验08.doc
........................\实验09.doc
........................\实验10.doc
........................\实验11.doc
........................\实验报告0.doc
........................\实验报告1.doc
........................\实验02.doc
........................\实验03.doc
........................\实验05.doc
........................\实验06.doc
........................\实验07.doc
........................\实验08.doc
........................\实验09.doc
........................\实验10.doc
........................\实验11.doc
........................\实验报告0.doc
........................\实验报告1.doc