文件名称:verilog_Common_arithmetic
介绍说明－－下载内容均来自于网络，请自行研究使用
常用逻辑运算，加法器，乘法器及除法器的verilog语言，可用modelsim或Quartus II 9.0环境-Common logic operation, adder, multiplier and divider verilog language, can be used modelsim or Quartus II 9.0 environment
(系统自动生成,下载前可以参看下载内容)
下载文件列表
常用乘法器设计\basic_base2_mul.v
..............\basic_base2_mul_seq.v
..............\carry_save_mult.v
..............\ripple_carry_mult.v
....加法器设计\carry_chain_adder.v
..............\carry_skip_adder.v
..............\ripple_carry_adder.v
..............\transcript
.
..............\basic_base2_mul_seq.v
..............\carry_save_mult.v
..............\ripple_carry_mult.v
....加法器设计\carry_chain_adder.v
..............\carry_skip_adder.v
..............\ripple_carry_adder.v
..............\transcript
.