文件名称:design2
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog code for some multiplexers
(系统自动生成,下载前可以参看下载内容)
下载文件列表
design2\0.mgf
.......\1.mgf
.......\3.mgf
.......\bde.set
.......\compile\contents.lib~
.......\.......\design2.epr
.......\.......\design2.erf
.......\.......\design2.opt
.......\.......\mega.bin
.......\.......\mega.dbg
.......\.......\mega.elb
.......\.......\mega.itf
.......\.......\mega.mod
.......\.......\mega.off
.......\.......\sources.sth
.......\.......\vcp.mod
.......\.......\vcp.top
.......\compile.cfg
.......\design2.adf
.......\design2.LIB
.......\design2.wsp
.......\elaboration.log
.......\log\console.log
.......\projlib.cfg
.......\src\1bit compara.bde
.......\...\bn.v
.......\...\compara\1bit compara.v
.......\...\.......\comp 1bit.awf
.......\...\.......\comp 2bit.awf
.......\...\.......\comp 2bit.v
.......\...\.......\comp 3bit.awf
.......\...\.......\comp 3bit.v
.......\...\.......\comp 4bit.awf
.......\...\.......\comp 4bit.v
.......\...\.......\comp 5bit.v
.......\...\decoder\2_4deco.awf
.......\...\.......\2_4decoder.v
.......\...\.......\3_8deco.awf
.......\...\.......\3_8deco.v
.......\...\.......\decoder func.v
.......\...\.......\full adder using deco.awf
.......\...\.......\full sub using deco.awf
.......\...\.......\reali of full adder.v
.......\...\.......\reali of full subtrac.v
.......\...\encoders\4-2 encoder.v
.......\...\........\4_2en.awf
.......\...\........\8_3en.awf
.......\...\........\en8-3.v
.......\...\........\priority en.v
.......\...\........\priority.awf
.......\...\compara
.......\...\decoder
.......\...\encoders
.......\compile
.......\log
.......\src
design2
.......\1.mgf
.......\3.mgf
.......\bde.set
.......\compile\contents.lib~
.......\.......\design2.epr
.......\.......\design2.erf
.......\.......\design2.opt
.......\.......\mega.bin
.......\.......\mega.dbg
.......\.......\mega.elb
.......\.......\mega.itf
.......\.......\mega.mod
.......\.......\mega.off
.......\.......\sources.sth
.......\.......\vcp.mod
.......\.......\vcp.top
.......\compile.cfg
.......\design2.adf
.......\design2.LIB
.......\design2.wsp
.......\elaboration.log
.......\log\console.log
.......\projlib.cfg
.......\src\1bit compara.bde
.......\...\bn.v
.......\...\compara\1bit compara.v
.......\...\.......\comp 1bit.awf
.......\...\.......\comp 2bit.awf
.......\...\.......\comp 2bit.v
.......\...\.......\comp 3bit.awf
.......\...\.......\comp 3bit.v
.......\...\.......\comp 4bit.awf
.......\...\.......\comp 4bit.v
.......\...\.......\comp 5bit.v
.......\...\decoder\2_4deco.awf
.......\...\.......\2_4decoder.v
.......\...\.......\3_8deco.awf
.......\...\.......\3_8deco.v
.......\...\.......\decoder func.v
.......\...\.......\full adder using deco.awf
.......\...\.......\full sub using deco.awf
.......\...\.......\reali of full adder.v
.......\...\.......\reali of full subtrac.v
.......\...\encoders\4-2 encoder.v
.......\...\........\4_2en.awf
.......\...\........\8_3en.awf
.......\...\........\en8-3.v
.......\...\........\priority en.v
.......\...\........\priority.awf
.......\...\compara
.......\...\decoder
.......\...\encoders
.......\compile
.......\log
.......\src
design2