文件名称:BPSK
介绍说明－－下载内容均来自于网络，请自行研究使用
八相移键控调制的Verilog程序，给出了各个子模块的程序，实现了信号调制。-Eight-phase shift keying modulation of the Verilog program, each module is given the procedures, the signal modulation.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
BPSK\arrange_data.v
....\cic_4_dec.v
....\cic_inter_step1.v
....\cic_4_dec.v.bak
....\cic_inter_step1.v.bak
....\div_clock.v
....\mydds_mod.v
....\clk_dcm_130m.v
....\fifo_asyn_rrc.v
....\i_filter.v
....\arrange_data.v.bak
....\fifo_asyn_rrc.v.bak
....\mydds_mod.v.bak
....\i_filter.v.bak
....\8_modulate.v.bak
....\b_8_modulate.v
....\modulate_8psk_tf.v
....\b_8_modulate.v.bak
....\modulate_8psk_tf.v.bak
....\ASYNC_FIFO_V5_1.v
....\C_DA_FIR_V8_0.v
....\DCM.v
....\clk_dcm_26m.v
....\clk_dcm_975m.v
....\clk_dcm_26m.v.bak
....\mix_up.v
....\mix_up.v.bak
....\clk_dcm_975m.v.bak
....\BUFG.v
....\IBUFG.v
....\RomSin.v
....\RomCos.v
....\复件 b_8_modulate.v
....\复件 arrange_data.v
BPSK
....\cic_4_dec.v
....\cic_inter_step1.v
....\cic_4_dec.v.bak
....\cic_inter_step1.v.bak
....\div_clock.v
....\mydds_mod.v
....\clk_dcm_130m.v
....\fifo_asyn_rrc.v
....\i_filter.v
....\arrange_data.v.bak
....\fifo_asyn_rrc.v.bak
....\mydds_mod.v.bak
....\i_filter.v.bak
....\8_modulate.v.bak
....\b_8_modulate.v
....\modulate_8psk_tf.v
....\b_8_modulate.v.bak
....\modulate_8psk_tf.v.bak
....\ASYNC_FIFO_V5_1.v
....\C_DA_FIR_V8_0.v
....\DCM.v
....\clk_dcm_26m.v
....\clk_dcm_975m.v
....\clk_dcm_26m.v.bak
....\mix_up.v
....\mix_up.v.bak
....\clk_dcm_975m.v.bak
....\BUFG.v
....\IBUFG.v
....\RomSin.v
....\RomCos.v
....\复件 b_8_modulate.v
....\复件 arrange_data.v
BPSK