文件名称:vhdl3
介绍说明－－下载内容均来自于网络，请自行研究使用
介绍一种基于VHDL 语言的全数字锁相环实现方法， 并用这种方法在FPGA 中实现了全
数字锁相环，作为信号解调的位同步模块。-Introduction of a language based on VHDL implementations of DPLL, and this method is implemented in the FPGA digital phase locked loop, as the signal demodulation of bit synchronization modules.
数字锁相环，作为信号解调的位同步模块。-Introduction of a language based on VHDL implementations of DPLL, and this method is implemented in the FPGA digital phase locked loop, as the signal demodulation of bit synchronization modules.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
一种基于VHDL语言的全数字锁相环的实现.pdf