文件名称:VHDL_Somador8Bits
介绍说明－－下载内容均来自于网络，请自行研究使用
* FullAdder implementation in VHDL with respectives signals:
a, b : in std_logic_vector (7 downto 0)
soma : out std_logic_vector (7 downto 0)
ci : in std_logic
co : out std_logic
overflow : out std_logic
negativo : out std_logic
zero : out std_logic
* TestBench implementation for FullAdder.
a, b : in std_logic_vector (7 downto 0)
soma : out std_logic_vector (7 downto 0)
ci : in std_logic
co : out std_logic
overflow : out std_logic
negativo : out std_logic
zero : out std_logic
* TestBench implementation for FullAdder.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
TESTE_FA.vhdl
FULLADDER.vhdl
Somador_8bits.vhdl
TESTE.vhdl
FULLADDER.vhdl
Somador_8bits.vhdl
TESTE.vhdl