文件名称:labpgms
介绍说明－－下载内容均来自于网络，请自行研究使用
Here are some of FPGA Based Veriolg Cose . Hope u all find it very useful in ur day activities enjoy
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lab pgms\add_sub.v
........\alu.v
........\and_2.v
........\and_3.v
........\binary_gray.v
........\compare.v
........\counter_sync_4.v
........\counter_sync_down.v
........\dec2_4.v
........\decoder3_8.v
........\decoder3_8_case.v
........\demux1_4.v
........\demux1_4_case.v
........\demux1_4_if.v
........\dff_behave.v
........\dff_behave_ctrl.v
........\Dlatch.v
........\dlatch_2stage.v
........\dlatch_behave.v
........\encoder_case.v
........\encoder_for.v
........\encoder_if.v
........\FA_dataflow.v
........\FA_mux.v
........\ff_async_rst.v
........\ff_sync_pset_clr.v
........\fn_data_deta.v
........\FS_mux.v
........\fuction.v
........\full_ adder.v
........\gray_binary.v
........\half_adder.v
........\johnson_count.v
........\mealy_101.v
........\mealy_1011.v
........\mealy_11.v
........\mod10_sync.v
........\mod10_sync_down.v
........\moore_101.v
........\moore_1011.v
........\moore_11.v
........\mux_2_1_dataflow.v
........\mux2_1.v
........\mux2_1_behave.v
........\mux2_1_case.v
........\mux2_1_struct.v
........\mux4_1_dataflow.v
........\mux4_1df.v
........\mux8_1.v
........\mux8_1_behave.v
........\mux8_1_behave_elseif.v
........\mux8_1_behave_if.v
........\nand_2.v
........\nbit_shift.v
........\nbitadder.v
........\no_0f_1s.v
........\nor_2.v
........\or_nand_mux.v
........\PISO.v
........\PISO_norst.v
........\priencode_case.v
........\priencode_for.v
........\priencode_if.v
........\rin_count.v
........\ripplecarryadder.v
........\ripplecarryadder_4.v
........\set_reset.v
........\SIPO.v
........\SISO.v
........\tb_compare.v
........\tb_dec2_4.v
........\tb_demux.v
........\tb_dff.v
........\tb_dlatch.v
........\tb_encoder.v
........\tb_fulladder.v
........\tb_half_adder.v
........\tb_mux2_1.v
........\universal_shift.v
........\updown_count.v
........\verifyfn.v
........\Verilog Coding Example for synthesis.doc
........\alu.v
........\and_2.v
........\and_3.v
........\binary_gray.v
........\compare.v
........\counter_sync_4.v
........\counter_sync_down.v
........\dec2_4.v
........\decoder3_8.v
........\decoder3_8_case.v
........\demux1_4.v
........\demux1_4_case.v
........\demux1_4_if.v
........\dff_behave.v
........\dff_behave_ctrl.v
........\Dlatch.v
........\dlatch_2stage.v
........\dlatch_behave.v
........\encoder_case.v
........\encoder_for.v
........\encoder_if.v
........\FA_dataflow.v
........\FA_mux.v
........\ff_async_rst.v
........\ff_sync_pset_clr.v
........\fn_data_deta.v
........\FS_mux.v
........\fuction.v
........\full_ adder.v
........\gray_binary.v
........\half_adder.v
........\johnson_count.v
........\mealy_101.v
........\mealy_1011.v
........\mealy_11.v
........\mod10_sync.v
........\mod10_sync_down.v
........\moore_101.v
........\moore_1011.v
........\moore_11.v
........\mux_2_1_dataflow.v
........\mux2_1.v
........\mux2_1_behave.v
........\mux2_1_case.v
........\mux2_1_struct.v
........\mux4_1_dataflow.v
........\mux4_1df.v
........\mux8_1.v
........\mux8_1_behave.v
........\mux8_1_behave_elseif.v
........\mux8_1_behave_if.v
........\nand_2.v
........\nbit_shift.v
........\nbitadder.v
........\no_0f_1s.v
........\nor_2.v
........\or_nand_mux.v
........\PISO.v
........\PISO_norst.v
........\priencode_case.v
........\priencode_for.v
........\priencode_if.v
........\rin_count.v
........\ripplecarryadder.v
........\ripplecarryadder_4.v
........\set_reset.v
........\SIPO.v
........\SISO.v
........\tb_compare.v
........\tb_dec2_4.v
........\tb_demux.v
........\tb_dff.v
........\tb_dlatch.v
........\tb_encoder.v
........\tb_fulladder.v
........\tb_half_adder.v
........\tb_mux2_1.v
........\universal_shift.v
........\updown_count.v
........\verifyfn.v
........\Verilog Coding Example for synthesis.doc