文件名称:61EDA_C2111
介绍说明--下载内容均来自于网络,请自行研究使用
数字下变频设计。 在ALTERA的QUARTUS ii下实现。实用,好用。--Verilog language implementation of the digital do
(系统自动生成,下载前可以参看下载内容)
下载文件列表
基于FPGA_SOPC设计的简单串口程序\de2.1\.sopc_builder\install.ptf
...............................\.....\cpu_0.v
...............................\.....\cpu_0_ic_tag_ram.mif
...............................\.....\cpu_0_jtag_debug_module.v
...............................\.....\cpu_0_jtag_debug_module_wrapper.v
...............................\.....\cpu_0_mult_cell.v
...............................\.....\cpu_0_ociram_default_contents.mif
...............................\.....\cpu_0_rf_ram_a.mif
...............................\.....\cpu_0_rf_ram_b.mif
...............................\.....\cpu_0_test_bench.v
...............................\.....\db\altsyncram_4be1.tdf
...............................\.....\..\altsyncram_5be1.tdf
...............................\.....\..\altsyncram_c572.tdf
...............................\.....\..\altsyncram_cub1.tdf
...............................\.....\..\altsyncram_dtb1.tdf
...............................\.....\..\altsyncram_e502.tdf
...............................\.....\..\altsyncram_k1l1.tdf
...............................\.....\..\altsyncram_vke1.tdf
...............................\.....\..\decode_1oa.tdf
...............................\.....\..\decode_aoi.tdf
...............................\.....\..\ded_mult_2o81.tdf
...............................\.....\..\dffpipe_93c.tdf
...............................\.....\..\mult_add_4cr2.tdf
...............................\.....\..\mult_add_6cr2.tdf
...............................\.....\..\mux_ujb.tdf
...............................\.....\..\try.asm.qmsg
...............................\.....\..\try.asm_labs.ddb
...............................\.....\..\try.cbx.xml
...............................\.....\..\try.cmp.bpm
...............................\.....\..\try.cmp.cdb
...............................\.....\..\try.cmp.ecobp
...............................\.....\..\try.cmp.hdb
...............................\.....\..\try.cmp.logdb
...............................\.....\..\try.cmp.rdb
...............................\.....\..\try.cmp.tdb
...............................\.....\..\try.cmp0.ddb
...............................\.....\..\try.cmp_bb.cdb
...............................\.....\..\try.cmp_bb.hdb
...............................\.....\..\try.cmp_bb.logdb
...............................\.....\..\try.cmp_bb.rcf
...............................\.....\..\try.dbp
...............................\.....\..\try.db_info
...............................\.....\..\try.eco.cdb
...............................\.....\..\try.fit.qmsg
...............................\.....\..\try.hier_info
...............................\.....\..\try.hif
...............................\.....\..\try.map.bpm
...............................\.....\..\try.map.cdb
...............................\.....\..\try.map.ecobp
...............................\.....\..\try.map.hdb
...............................\.....\..\try.map.logdb
...............................\.....\..\try.map.qmsg
...............................\.....\..\try.map_bb.cdb
...............................\.....\..\try.map_bb.hdb
...............................\.....\..\try.map_bb.logdb
...............................\.....\..\try.merge.qmsg
...............................\.....\..\try.pre_map.cdb
...............................\.....\..\try.pre_map.hdb
...............................\.....\..\try.psp
...............................\.....\..\try.pss
...............................\.....\..\try.rtlv.hdb
...............................\.....\..\try.rtlv_sg.cdb
...............................\.....\..\try.rtlv_sg_swap.cdb
...............................\.....\..\try.sgdiff.cdb
...............................\.....\..\try.sgdiff.hdb
...............................\.....\..\try.signalprobe.cdb
...............................\.....\..\try.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
...............................\.....\..\try.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
...............................\.....\..\try.sld_design_entry.sci
...............................\.....\..\try.sld_design_entry_dsc.sci
...............................\.....\..\tr
...............................\.....\cpu_0.v
...............................\.....\cpu_0_ic_tag_ram.mif
...............................\.....\cpu_0_jtag_debug_module.v
...............................\.....\cpu_0_jtag_debug_module_wrapper.v
...............................\.....\cpu_0_mult_cell.v
...............................\.....\cpu_0_ociram_default_contents.mif
...............................\.....\cpu_0_rf_ram_a.mif
...............................\.....\cpu_0_rf_ram_b.mif
...............................\.....\cpu_0_test_bench.v
...............................\.....\db\altsyncram_4be1.tdf
...............................\.....\..\altsyncram_5be1.tdf
...............................\.....\..\altsyncram_c572.tdf
...............................\.....\..\altsyncram_cub1.tdf
...............................\.....\..\altsyncram_dtb1.tdf
...............................\.....\..\altsyncram_e502.tdf
...............................\.....\..\altsyncram_k1l1.tdf
...............................\.....\..\altsyncram_vke1.tdf
...............................\.....\..\decode_1oa.tdf
...............................\.....\..\decode_aoi.tdf
...............................\.....\..\ded_mult_2o81.tdf
...............................\.....\..\dffpipe_93c.tdf
...............................\.....\..\mult_add_4cr2.tdf
...............................\.....\..\mult_add_6cr2.tdf
...............................\.....\..\mux_ujb.tdf
...............................\.....\..\try.asm.qmsg
...............................\.....\..\try.asm_labs.ddb
...............................\.....\..\try.cbx.xml
...............................\.....\..\try.cmp.bpm
...............................\.....\..\try.cmp.cdb
...............................\.....\..\try.cmp.ecobp
...............................\.....\..\try.cmp.hdb
...............................\.....\..\try.cmp.logdb
...............................\.....\..\try.cmp.rdb
...............................\.....\..\try.cmp.tdb
...............................\.....\..\try.cmp0.ddb
...............................\.....\..\try.cmp_bb.cdb
...............................\.....\..\try.cmp_bb.hdb
...............................\.....\..\try.cmp_bb.logdb
...............................\.....\..\try.cmp_bb.rcf
...............................\.....\..\try.dbp
...............................\.....\..\try.db_info
...............................\.....\..\try.eco.cdb
...............................\.....\..\try.fit.qmsg
...............................\.....\..\try.hier_info
...............................\.....\..\try.hif
...............................\.....\..\try.map.bpm
...............................\.....\..\try.map.cdb
...............................\.....\..\try.map.ecobp
...............................\.....\..\try.map.hdb
...............................\.....\..\try.map.logdb
...............................\.....\..\try.map.qmsg
...............................\.....\..\try.map_bb.cdb
...............................\.....\..\try.map_bb.hdb
...............................\.....\..\try.map_bb.logdb
...............................\.....\..\try.merge.qmsg
...............................\.....\..\try.pre_map.cdb
...............................\.....\..\try.pre_map.hdb
...............................\.....\..\try.psp
...............................\.....\..\try.pss
...............................\.....\..\try.rtlv.hdb
...............................\.....\..\try.rtlv_sg.cdb
...............................\.....\..\try.rtlv_sg_swap.cdb
...............................\.....\..\try.sgdiff.cdb
...............................\.....\..\try.sgdiff.hdb
...............................\.....\..\try.signalprobe.cdb
...............................\.....\..\try.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
...............................\.....\..\try.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
...............................\.....\..\try.sld_design_entry.sci
...............................\.....\..\try.sld_design_entry_dsc.sci
...............................\.....\..\tr