文件名称:23984860-VLSI-Design-of-Turbo-Decoder-for-Integra
- 所属分类：
- 单片机(51,AVR,MSP430等)
- 资源属性：
- [PDF]
- 上传时间：
- 2012-11-26
- 文件大小：
- 324kb
- 下载次数：
- 0次
- 提 供 者：
- nar***
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
In this paper, we propose a novel multi-code turbo decoder
architecture for 4G wireless systems. To support various
4G standards, a configurable multi-mode MAP (maximum
a posteriori) decoder is designed for both binary
and duo-binary turbo codes with small resource overhead
(less than 10 ) compared to the single-mode architecture.
To achieve high data rates in 4G, we present a parallel
turbo decoder architecture with scalable parallelism tailored
to the given throughput requirements.
architecture for 4G wireless systems. To support various
4G standards, a configurable multi-mode MAP (maximum
a posteriori) decoder is designed for both binary
and duo-binary turbo codes with small resource overhead
(less than 10 ) compared to the single-mode architecture.
To achieve high data rates in 4G, we present a parallel
turbo decoder architecture with scalable parallelism tailored
to the given throughput requirements.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
23984860-VLSI-Design-of-Turbo-Decoder-for-Integrated-Communication-System-On-Chip-Applications.pdf