文件名称:LIP6111CORE_ide_dvd

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 4.1mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • j*
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

IDE DVD Verilog Code
相关搜索: verilog
ide

(系统自动生成,下载前可以参看下载内容)

下载文件列表

CVS\Entries

...\Repository

...\Root

ide_dvd_1\dma_fifo.v

.........\dma_ide.v

.........\dma_ide_pbif.v

.........\dvd.v

.........\dvd_dma.v

.........\dvd_dma_pbif.v

.........\dvd_fsm.v

.........\dvd_hif.v

.........\dvd_pb.v

.........\dvd_rxdma.v

.........\dvd_rxdma_fifo.v

.........\dvd_rxdma_fifo_summary.html

.........\dvd_sync.v

.........\dvd_top.v

.........\halfduplex.v

.........\ide.v

.........\ide_ctrl.v

.........\ide_dmaif.v

.........\ide_dvd.v

.........\ide_dvd_1.dhp

.........\ide_dvd_1.ise

.........\ide_dvd_1.ise_ISE_Backup

.........\ide_dvd_mux.v

.........\ide_hstcrc.v

.........\ide_intr.v

.........\ide_pbif.v

.........\ide_sm.v

.........\ide_syncdma.v

.........\ide_top.v

.........\ide_tran.v

.........\Project.dhp

.........\__projnav\ide_dvd_1.gfl

.........\.........\sumrpt_tcl.rsp

sub\CVS\Entries

...\...\Repository

...\...\Root

...\dvd_top\CVS\Entries

...\.......\...\Repository

...\.......\...\Root

...\.......\dvd_top.v

...\.......\hdl\CVS\Entries

...\.......\...\...\Repository

...\.......\...\...\Root

...\.......\...\dvd.v

...\.......\...\dvd_dma.v

...\.......\...\dvd_dma_pbif.v

...\.......\...\dvd_fsm.v

...\.......\...\dvd_hif.v

...\.......\...\dvd_pb.v

...\.......\...\dvd_rxdma.v

...\.......\...\dvd_rxdma_fifo.v

...\.......\...\dvd_sync.v

...\.......\syn\artisan_tsmc15lv\.cvsignore

...\.......\...\................\CVS\Entries

...\.......\...\................\...\Repository

...\.......\...\................\...\Root

...\.......\...\................\dvd_top_elaborate.tcl

...\.......\...\................\dvd_top_formal_verif.tcl

...\.......\...\................\dvd_top_setup.tcl

...\.......\...\................\Makefile

...\.......\...\................\synthesis\dvd_top.db

...\.......\...\................\work_lib\clock_tree_hook%verilog.syn

...\.......\...\................\........\clock_tree_hook%verilog__verilog.syn

...\.......\...\................\........\CLOCK_TREE_HOOK.mr

...\.......\...\................\........\dvd%verilog.syn

...\.......\...\................\........\dvd%verilog__verilog.syn

...\.......\...\................\........\DVD.mr

...\.......\...\................\........\dvd_dclk_gen%verilog.syn

...\.......\...\................\........\dvd_dclk_gen%verilog__verilog.syn

...\.......\...\................\........\DVD_DCLK_GEN.mr

...\.......\...\................\........\dvd_dma%verilog.syn

...\.......\...\................\........\dvd_dma%verilog__verilog.syn

...\.......\...\................\........\DVD_DMA.mr

...\.......\...\................\........\dvd_dma_pbif%verilog.syn

...\.......\...\................\........\dvd_dma_pbif%verilog__verilog.syn

...\.......\...\................\........\DVD_DMA_PBIF.mr

...\.......\...\................\........\dvd_fsm%verilog.syn

...\.......\...\................\........\dvd_fsm%verilog__verilog.syn

...\.......\...\................\........\DVD_FSM.mr

...\.......\...\................\........\dvd_hif%verilog.syn

...\.......\...\................\........\dvd_hif%verilog__verilog.syn

...\.......\...\................\........\DVD_HIF.mr

...\.......\...\................\........\dvd_pb%verilog.syn

...\.......\...\................\........\dvd_pb%verilog__verilog.syn

...\.......\...\................\........\DVD_PB.mr

...\.......\...\................\........\dvd_rxdma%verilog.syn

...\.......\...\................\........\dvd_rxdma%verilog__verilog.syn

...\.......\...\................\........\DVD_RXDMA.mr

...\.......\...\................\........\dvd_rxdma_fifo%verilog.syn

...\.......\...\................\........\dvd_rxdma_fifo%verilog__verilog.syn

...\.......\...\................\........\DVD_RXDMA_FIFO.mr

...\.......\...\................\........\dvd_serial%verilog.syn

...\.......\...\................\........\dvd_serial%verilog__verilog.syn

...\.......\...\................\........\DVD_SERIAL.mr

...\.......\...\................\........\dvd_sync%verilog.syn

...\.......\...\................\........\dvd_sync%verilog__verilog.syn

...\.......\...\................\........\DVD_SYNC.mr

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org