文件名称:cont10_v.sym
介绍说明--下载内容均来自于网络,请自行研究使用
十进制计数器既可采用QuartusII的宏元件74160,也可用VHDL语言设计。在项目编译仿真成功后,将设计的十进制计数器电路设置成可调用的元件cont10_v.sym,用于4位十进制计数器的顶层设计。-Decimal counter can use QuartusII macro components 74160, also available VHDL language design. After the success of the project compiled simulation, the design of the decimal counter circuit is set to be called components cont10_v.sym, for the 4-bit decimal counter top design.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cont10_v.sym.txt