文件名称:DE2_lab_exercises
介绍说明－－下载内容均来自于网络，请自行研究使用
这是台湾友晶科技为DE2 FPGA开发板所提供的学习资料，非常适合大学数字电路的学习以及FPGA入门的人学习。-This is the Friends of the crystal technology DE2 FPGA development board provides learning materials, is ideal for university study and FPGA digital circuit who started learning.
相关搜索： vhdl
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DE2_lab_exercises\DE2_Computer_Organization\lab1.pdf
.................\.........................\lab2.pdf
.................\.........................\lab3.pdf
.................\.........................\lab4.pdf
.................\.........................\lab5.pdf
.................\....Digital_Logic\DE2_labs_verilog\lab10_Verilog.pdf
.................\.................\................\lab1_Verilog.pdf
.................\.................\................\lab2_Verilog.pdf
.................\.................\................\lab3_Verilog.pdf
.................\.................\................\lab4_Verilog.pdf
.................\.................\................\lab5_Verilog.pdf
.................\.................\................\lab6_Verilog.pdf
.................\.................\................\lab7_Verilog.pdf
.................\.................\................\lab8_Verilog.pdf
.................\.................\................\lab9_Verilog.pdf
.................\.................\..........hdl\lab10_VHDL.pdf
.................\.................\.............\lab1_VHDL.pdf
.................\.................\.............\lab2_VHDL.pdf
.................\.................\.............\lab3_VHDL.pdf
.................\.................\.............\lab4_VHDL.pdf
.................\.................\.............\lab5_VHDL.pdf
.................\.................\.............\lab6_VHDL.pdf
.................\.................\.............\lab7_VHDL.pdf
.................\.................\.............\lab8_VHDL.pdf
.................\.................\.............\lab9_VHDL.pdf
.................\DE2_pin_assignments.csv
.................\....Digital_Logic\DE2_labs_verilog
.................\.................\DE2_labs_vhdl
.................\DE2_Computer_Organization
.................\DE2_Digital_Logic
DE2_lab_exercises
.................\.........................\lab2.pdf
.................\.........................\lab3.pdf
.................\.........................\lab4.pdf
.................\.........................\lab5.pdf
.................\....Digital_Logic\DE2_labs_verilog\lab10_Verilog.pdf
.................\.................\................\lab1_Verilog.pdf
.................\.................\................\lab2_Verilog.pdf
.................\.................\................\lab3_Verilog.pdf
.................\.................\................\lab4_Verilog.pdf
.................\.................\................\lab5_Verilog.pdf
.................\.................\................\lab6_Verilog.pdf
.................\.................\................\lab7_Verilog.pdf
.................\.................\................\lab8_Verilog.pdf
.................\.................\................\lab9_Verilog.pdf
.................\.................\..........hdl\lab10_VHDL.pdf
.................\.................\.............\lab1_VHDL.pdf
.................\.................\.............\lab2_VHDL.pdf
.................\.................\.............\lab3_VHDL.pdf
.................\.................\.............\lab4_VHDL.pdf
.................\.................\.............\lab5_VHDL.pdf
.................\.................\.............\lab6_VHDL.pdf
.................\.................\.............\lab7_VHDL.pdf
.................\.................\.............\lab8_VHDL.pdf
.................\.................\.............\lab9_VHDL.pdf
.................\DE2_pin_assignments.csv
.................\....Digital_Logic\DE2_labs_verilog
.................\.................\DE2_labs_vhdl
.................\DE2_Computer_Organization
.................\DE2_Digital_Logic
DE2_lab_exercises