文件名称:allot
介绍说明--下载内容均来自于网络,请自行研究使用
基于verilog的数据分配器的设计-数据分配是将公共数据线上的数据根据需要送到不同的通道上区,实现数据分配功能的逻辑电路称为数据分配器。-Verilog-based distributor of design data- the data is public data online distribution of the data sent to different channels as needed on areas of data distribution function of logic circuit known as the data distributor.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
allot
.....\allot.prj
.....\component
.....\constraint
.....\coreconsole
.....\designer
.....\........\impl1
.....\........\.....\allot.adb
.....\........\.....\allot.dtf
.....\........\.....\.........\verify.log
.....\........\.....\allot.ide_des
.....\........\.....\allot.pdb
.....\........\.....\allot.pdb.depends
.....\........\.....\allot.tcl
.....\........\.....\allot_fp
.....\........\.....\........\$$FlashPro_FPBBALTLPT1.L$$
.....\........\.....\........\allot.log
.....\........\.....\........\allot.pro
.....\........\.....\........\projectData
.....\........\.....\........\...........\allot.pdb
.....\........\.....\designer.log
.....\........\.....\simulation
.....\hdl
.....\...\allot.v
.....\phy_synthesis
.....\simulation
.....\..........\modelsim.ini
.....\smartgen
.....\........\smartgen.aws
.....\stimulus
.....\synthesis
.....\.........\allot.areasrr
.....\.........\allot.edn
.....\.........\allot.map
.....\.........\allot.pdc
.....\.........\allot.sdf
.....\.........\allot.so
.....\.........\allot.srd
.....\.........\allot.srm
.....\.........\allot.srr
.....\.........\allot.srs
.....\.........\allot.szr
.....\.........\allot.tlg
.....\.........\allot_sdc.sdc
.....\.........\allot_syn.prj
.....\.........\backup
.....\.........\coreip
.....\.........\run_options.txt
.....\.........\stdout.log
.....\.........\syntmp
.....\.........\......\allot.plg
.....\viewdraw
.....\........\sch
.....\........\sym
.....\........\vf
.....\........\..\project.lst
.....\........\viewdraw.ini
.....\........\wir
.....\allot.prj
.....\component
.....\constraint
.....\coreconsole
.....\designer
.....\........\impl1
.....\........\.....\allot.adb
.....\........\.....\allot.dtf
.....\........\.....\.........\verify.log
.....\........\.....\allot.ide_des
.....\........\.....\allot.pdb
.....\........\.....\allot.pdb.depends
.....\........\.....\allot.tcl
.....\........\.....\allot_fp
.....\........\.....\........\$$FlashPro_FPBBALTLPT1.L$$
.....\........\.....\........\allot.log
.....\........\.....\........\allot.pro
.....\........\.....\........\projectData
.....\........\.....\........\...........\allot.pdb
.....\........\.....\designer.log
.....\........\.....\simulation
.....\hdl
.....\...\allot.v
.....\phy_synthesis
.....\simulation
.....\..........\modelsim.ini
.....\smartgen
.....\........\smartgen.aws
.....\stimulus
.....\synthesis
.....\.........\allot.areasrr
.....\.........\allot.edn
.....\.........\allot.map
.....\.........\allot.pdc
.....\.........\allot.sdf
.....\.........\allot.so
.....\.........\allot.srd
.....\.........\allot.srm
.....\.........\allot.srr
.....\.........\allot.srs
.....\.........\allot.szr
.....\.........\allot.tlg
.....\.........\allot_sdc.sdc
.....\.........\allot_syn.prj
.....\.........\backup
.....\.........\coreip
.....\.........\run_options.txt
.....\.........\stdout.log
.....\.........\syntmp
.....\.........\......\allot.plg
.....\viewdraw
.....\........\sch
.....\........\sym
.....\........\vf
.....\........\..\project.lst
.....\........\viewdraw.ini
.....\........\wir