文件名称:shift_regeister
介绍说明－－下载内容均来自于网络，请自行研究使用
用blockram实现移位寄存器，开发语言为verilog hdl-Shift register with blockram achieve the development language for the verilog hdl
(系统自动生成,下载前可以参看下载内容)
下载文件列表
sim\testbench\tb.v
...\.........\clk_rst_gen.v
...\.........\glbl.v
...\cic.do
...\work\_info
...\....\clk_rst_gen\_primary.vhd
...\....\...........\verilog.asm
...\....\...........\_primary.dat
...\....\tb\_primary.vhd
...\....\..\verilog.asm
...\....\..\_primary.dat
...\....\dpram_block\_primary.vhd
...\....\...........\verilog.asm
...\....\...........\_primary.dat
...\....\shift_reg_module\_primary.vhd
...\....\................\verilog.asm
...\....\................\_primary.dat
...\....\glbl\_primary.vhd
...\....\....\verilog.asm
...\....\....\_primary.dat
...\qq.mpf
...\qq.cr.mti
用blockram实现移位寄存器.doc
src\shift_reg_module.v
...\dpram_block.v
.im\work\_temp
...\....\clk_rst_gen
...\....\tb
...\....\dpram_block
...\....\shift_reg_module
...\....\glbl
...\testbench
...\work
sim
src
...\.........\clk_rst_gen.v
...\.........\glbl.v
...\cic.do
...\work\_info
...\....\clk_rst_gen\_primary.vhd
...\....\...........\verilog.asm
...\....\...........\_primary.dat
...\....\tb\_primary.vhd
...\....\..\verilog.asm
...\....\..\_primary.dat
...\....\dpram_block\_primary.vhd
...\....\...........\verilog.asm
...\....\...........\_primary.dat
...\....\shift_reg_module\_primary.vhd
...\....\................\verilog.asm
...\....\................\_primary.dat
...\....\glbl\_primary.vhd
...\....\....\verilog.asm
...\....\....\_primary.dat
...\qq.mpf
...\qq.cr.mti
用blockram实现移位寄存器.doc
src\shift_reg_module.v
...\dpram_block.v
.im\work\_temp
...\....\clk_rst_gen
...\....\tb
...\....\dpram_block
...\....\shift_reg_module
...\....\glbl
...\testbench
...\work
sim
src