文件名称:OP07_a
介绍说明－－下载内容均来自于网络，请自行研究使用
The OP07 has very low input offset voltage (75 μV max for
OP07E) which is obtained by trimming at the wafer stage. These
low offset voltages generally eliminate any need for external nulling.
The OP07 also features low input bias current (±4 nA for
OP07E) and high open-loop gain
OP07E) which is obtained by trimming at the wafer stage. These
low offset voltages generally eliminate any need for external nulling.
The OP07 also features low input bias current (±4 nA for
OP07E) and high open-loop gain
(系统自动生成,下载前可以参看下载内容)
下载文件列表
OP07_a.pdf