文件名称:lab4
介绍说明－－下载内容均来自于网络，请自行研究使用
经典嵌入式EDK设计教程，使用的是XILINX公司的EDK开发软件。这是教程的第四部分-Classic embedded EDK design tutorials, using XILINX' s EDK software development. This is the fourth part of the tutorial
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lab4\system.bmm
....\system.make
....\system.mhs
....\system.mss
....\system.mvs
....\system.xmp
....\xps.cmd
....\myip\jtagppc_cntlr_v1_00_a\hdl\vhdl\jtagppc_cntlr.vhd
....\....\.....................\...\.erilog\jtagppc_cntlr.v
....\....\.....................\data\jtagppc_cntlr_v2_0_0.mpd
....\....\.....................\....\jtagppc_cntlr_v2_0_0.pao
....\....\ddr_clock_module_ref_v1_00_a\hdl\vhdl\ddr_clock_module_ref.vhd
....\....\............................\data\ddr_clock_module_ref_v2_0_0.mpd
....\....\............................\....\ddr_clock_module_ref_v2_0_0.pao
....\....\.cm_ip\hdl\vhdl\dcm_ip.vhd
....\....\......\data\dcm_ip_v2_0_0.mpd
....\....\......\....\dcm_ip_v2_0_0.pao
....\....\bram_block_v1_00_a\hdl\vhdl\bram1_elaborate.vhd
....\etc\bitgen.opt
....\...\bitgen.ut
....\...\download.cmd
....\...\fast_runtime.opt
....\...\system.mss
....\...\xc18v04_vq44.bsd
....\...\xccace.bsd
....\...\_impact.cmd
....\data\libgen.opt
....\....\platgen.opt
....\....\simgen.opt
....\....\system.make
....\....\system.mhs
....\....\system.mss
....\....\system.ucf
....\....\xpsxflow.opt
....\....\ppc405_i\lib\compiler.opt
....\code\hello.c
....\....\linker_script
....\....\mem_test.c
....\....\mem_test2.c
....\....\web.c
....\....\web.h
....\myip\jtagppc_cntlr_v1_00_a\hdl\vhdl
....\....\.....................\...\verilog
....\....\ddr_clock_module_ref_v1_00_a\hdl\vhdl
....\....\.cm_ip\hdl\vhdl
....\....\bram_block_v1_00_a\hdl\vhdl
....\....\jtagppc_cntlr_v1_00_a\hdl
....\....\.....................\data
....\....\ddr_clock_module_ref_v1_00_a\hdl
....\....\............................\data
....\....\.cm_ip\hdl
....\....\......\data
....\....\bram_block_v1_00_a\hdl
....\data\ppc405_i\lib
....\myip\jtagppc_cntlr_v1_00_a
....\....\ddr_clock_module_ref_v1_00_a
....\....\dcm_ip
....\....\bram_block_v1_00_a
....\data\ppc405_i
....\myip
....\etc
....\data
....\code
lab4
....\system.make
....\system.mhs
....\system.mss
....\system.mvs
....\system.xmp
....\xps.cmd
....\myip\jtagppc_cntlr_v1_00_a\hdl\vhdl\jtagppc_cntlr.vhd
....\....\.....................\...\.erilog\jtagppc_cntlr.v
....\....\.....................\data\jtagppc_cntlr_v2_0_0.mpd
....\....\.....................\....\jtagppc_cntlr_v2_0_0.pao
....\....\ddr_clock_module_ref_v1_00_a\hdl\vhdl\ddr_clock_module_ref.vhd
....\....\............................\data\ddr_clock_module_ref_v2_0_0.mpd
....\....\............................\....\ddr_clock_module_ref_v2_0_0.pao
....\....\.cm_ip\hdl\vhdl\dcm_ip.vhd
....\....\......\data\dcm_ip_v2_0_0.mpd
....\....\......\....\dcm_ip_v2_0_0.pao
....\....\bram_block_v1_00_a\hdl\vhdl\bram1_elaborate.vhd
....\etc\bitgen.opt
....\...\bitgen.ut
....\...\download.cmd
....\...\fast_runtime.opt
....\...\system.mss
....\...\xc18v04_vq44.bsd
....\...\xccace.bsd
....\...\_impact.cmd
....\data\libgen.opt
....\....\platgen.opt
....\....\simgen.opt
....\....\system.make
....\....\system.mhs
....\....\system.mss
....\....\system.ucf
....\....\xpsxflow.opt
....\....\ppc405_i\lib\compiler.opt
....\code\hello.c
....\....\linker_script
....\....\mem_test.c
....\....\mem_test2.c
....\....\web.c
....\....\web.h
....\myip\jtagppc_cntlr_v1_00_a\hdl\vhdl
....\....\.....................\...\verilog
....\....\ddr_clock_module_ref_v1_00_a\hdl\vhdl
....\....\.cm_ip\hdl\vhdl
....\....\bram_block_v1_00_a\hdl\vhdl
....\....\jtagppc_cntlr_v1_00_a\hdl
....\....\.....................\data
....\....\ddr_clock_module_ref_v1_00_a\hdl
....\....\............................\data
....\....\.cm_ip\hdl
....\....\......\data
....\....\bram_block_v1_00_a\hdl
....\data\ppc405_i\lib
....\myip\jtagppc_cntlr_v1_00_a
....\....\ddr_clock_module_ref_v1_00_a
....\....\dcm_ip
....\....\bram_block_v1_00_a
....\data\ppc405_i
....\myip
....\etc
....\data
....\code
lab4