文件名称:desginacrossclockfield
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA设计时,常遇到多个时钟一起工作的情况,
这时就要考虑时钟域的问题,以及不同时钟域间的通信.此文详细介绍了跨时钟设计的相关问题.-FPGA design, often encounter a number of clock to work together, when we must consider the clock domains, as well as communication between different clock domains. This article details the cross-clock design related issues.
这时就要考虑时钟域的问题,以及不同时钟域间的通信.此文详细介绍了跨时钟设计的相关问题.-FPGA design, often encounter a number of clock to work together, when we must consider the clock domains, as well as communication between different clock domains. This article details the cross-clock design related issues.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
跨时钟域设计.pdf