文件名称:vhdl
介绍说明－－下载内容均来自于网络，请自行研究使用
实现代码，A、B为输入、Y为输出，它们为8位向量。OE为输出使能，低电平有效。IE为输入锁存时能，上升沿有效。Ci为进位输入，Co为进位输出。
S0、S1、S2为运算逻辑选择输入：
，用vhdl语言编写，基于数字电路。-Implementation code, A, B input, Y the output, they are 8-bit vector. OE to output enable, active low. IE when the input latch, rising edge and effective. Ci for the Carry input, Co to carry out. S0, S1, S2 for the arithmetic logic selection input: using vhdl language, based on digital circuits.
S0、S1、S2为运算逻辑选择输入：
，用vhdl语言编写，基于数字电路。-Implementation code, A, B input, Y the output, they are 8-bit vector. OE to output enable, active low. IE when the input latch, rising edge and effective. Ci for the Carry input, Co to carry out. S0, S1, S2 for the arithmetic logic selection input: using vhdl language, based on digital circuits.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vhdl.txt